From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
< intel‎ | microarchitectures

(Process Technology)
(1.25 MB / 512 KB = 2.5, not 2.25)
 
(17 intermediate revisions by 12 users not shown)
Line 5: Line 5:
 
|designer=Intel
 
|designer=Intel
 
|manufacturer=Intel
 
|manufacturer=Intel
|introduction=2019
+
|introduction=September 2, 2020
 
|process=10 nm
 
|process=10 nm
 
|isa=x86-64
 
|isa=x86-64
|predecessor=Ice Lake
+
|core name=Tiger Lake U
|predecessor link=intel/microarchitectures/ice lake
+
|core name 2=Tiger Lake H
 +
|predecessor=Ice Lake (client)
 +
|predecessor link=intel/microarchitectures/ice lake (client)
 
|successor=Alder Lake
 
|successor=Alder Lake
 
|successor link=intel/microarchitectures/alder lake
 
|successor link=intel/microarchitectures/alder lake
Line 16: Line 18:
 
|succession=Yes
 
|succession=Yes
 
}}
 
}}
'''Tiger Lake''' ('''TGL''') is [[Intel]]'s successor to {{\\|Ice Lake (client)|Ice Lake}}, an enhanced [[10 nm process|10nm++ process]] [[microarchitecture]] for mainstream workstations, desktops, and mobile devices.
+
'''Tiger Lake''' ('''TGL''') is [[Intel]]'s successor to {{\\|Ice Lake (client)|Ice Lake}}, a [[10 nm process|10nm]] [[microarchitecture]] for mainstream workstations, desktops, and mobile devices.
  
 
== Process Technology==
 
== Process Technology==
 
{{main|intel/microarchitectures/cannon lake#Process_Technology|l1=Cannon Lake § Process Technology}}
 
{{main|intel/microarchitectures/cannon lake#Process_Technology|l1=Cannon Lake § Process Technology}}
Tiger Lake is expected to be manufactured on Intel's third generation enhanced [[10 nm process|10nm++ process]].
+
Tiger Lake will be manufactured on Intel's third generation enhanced [[10 nm process|10nm++ process]].
 +
 
 +
== History ==
 +
[[File:intel 2019 investor meeting tiger lake roadmap.png|right|thumb|Intel 2019 and 2020 Roadmap]]
 +
Tiger Lake was first announced at Intel's 2019 Investor Meeting in May. Tiger Lake was said to succeed Ice Lake in 2020.
  
 
== Architecture ==
 
== Architecture ==
Line 26: Line 32:
  
 
=== Key changes from {{\\|Ice Lake}}===
 
=== Key changes from {{\\|Ice Lake}}===
{{future information}}
+
* Core
 
+
** {{\\|Sunny Cove}} '''➡''' {{\\|Willow Cove}}
* {{intel|Gen11|l=arch}} {{intel|Gen12|l=arch}} graphics
+
** Up to 50% larger Level 3 cache - 3MB per core from 2MB per core
 +
** 2,5x larger Level 2 cache - 1,25MB per core from 512KB per core
 +
* GPU
 +
** {{intel|Gen11|l=arch}} '''➡''' {{intel|Gen12|l=arch}} (Xe)
 +
** 1.5x more EUs (96, up from 64)
 +
* Display
 +
** [[HDMI]] 2.1 (from HDMI 2.0b)
 +
* I/O
 +
** PCIe 4.0 (from 3.0)
 +
* Hardware Telemetry
 +
** Intel Platform Monitoring Technology provides access to hardware performance, sampling and tracing data.

Latest revision as of 20:17, 26 September 2020

Edit Values
Tiger Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
IntroductionSeptember 2, 2020
Process10 nm
Instructions
ISAx86-64
Cores
Core NamesTiger Lake U,
Tiger Lake H
Succession
Contemporary
Sapphire Rapids

Tiger Lake (TGL) is Intel's successor to Ice Lake, a 10nm microarchitecture for mainstream workstations, desktops, and mobile devices.

Process Technology[edit]

Main article: Cannon Lake § Process Technology

Tiger Lake will be manufactured on Intel's third generation enhanced 10nm++ process.

History[edit]

Intel 2019 and 2020 Roadmap

Tiger Lake was first announced at Intel's 2019 Investor Meeting in May. Tiger Lake was said to succeed Ice Lake in 2020.

Architecture[edit]

Not much is known about Tiger Lake's architecture.

Key changes from Ice Lake[edit]

  • Core
    • Sunny Cove Willow Cove
    • Up to 50% larger Level 3 cache - 3MB per core from 2MB per core
    • 2,5x larger Level 2 cache - 1,25MB per core from 512KB per core
  • GPU
    • Gen11 Gen12 (Xe)
    • 1.5x more EUs (96, up from 64)
  • Display
    • HDMI 2.1 (from HDMI 2.0b)
  • I/O
    • PCIe 4.0 (from 3.0)
  • Hardware Telemetry
    • Intel Platform Monitoring Technology provides access to hardware performance, sampling and tracing data.
codenameTiger Lake +
designerIntel +
first launchedSeptember 2, 2020 +
full page nameintel/microarchitectures/tiger lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameTiger Lake +
process10 nm (0.01 μm, 1.0e-5 mm) +