From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
< intel‎ | microarchitectures

Line 15: Line 15:
 
| successor link  =  
 
| successor link  =  
 
}}
 
}}
'''Tigerlake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Icelake}}. Tigerlake is expected to be fabricated using a [[10 nm process]]. Tigerlake is the "Optimization" microarchitecture as part of Intel's {{intel|PAO}} model.
+
'''Tigerlake''' ('''TGL''') is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Icelake}}. Tigerlake is expected to be fabricated using a [[10 nm process]]. Tigerlake is the "Optimization" microarchitecture as part of Intel's {{intel|PAO}} model.
  
 
== Process Technology==
 
== Process Technology==

Revision as of 14:18, 9 June 2017

Edit Values
Tigerlake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2019
Process10 nm
Succession

Tigerlake (TGL) is a planned microarchitecture by Intel as a successor to Icelake. Tigerlake is expected to be fabricated using a 10 nm process. Tigerlake is the "Optimization" microarchitecture as part of Intel's PAO model.

Process Technology

Main article: Cannonlake § Process Technology

Tigerlake is set to use the same 10 nm process that was designed for Cannonlake.

See also

codenameTigerlake +
designerIntel +
first launched2019 +
full page nameintel/microarchitectures/tiger lake +
instance ofmicroarchitecture +
manufacturerIntel +
microarchitecture typeCPU +
nameTigerlake +
process10 nm (0.01 μm, 1.0e-5 mm) +