From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
< intel‎ | microarchitectures

Line 22: Line 22:
== See also ==
== See also ==
* AMD {{amd|Zen+|l=arch}}
* AMD {{amd|Zen 2|l=arch}}

Revision as of 15:10, 6 March 2017

Edit Values
Tigerlake µarch
General Info
Arch TypeCPU
Process10 nm

Tigerlake is a planned microarchitecture by Intel as a successor to Icelake. Tigerlake is expected to be fabricated using a 10 nm process. Tigerlake is the "Optimization" microarchitecture as part of Intel's PAO model.

Process Technology

Main article: Cannonlake § Process Technology

Tigerlake is set to use the same 10 nm process that was designed for Cannonlake.

See also

codenameTigerlake +
designerIntel +
first launched2019 +
full page nameintel/microarchitectures/tiger lake +
instance ofmicroarchitecture +
manufacturerIntel +
microarchitecture typeCPU +
nameTigerlake +
process10 nm (0.01 μm, 1.0e-5 mm) +