Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
| Line 15: | Line 15: | ||
}} | }} | ||
'''Tigerlake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Icelake}}. Tigerlake is expected to be fabricated using a [[10 nm process]]. Tigerlake is the "Optimization" microarchitecture as part of Intel's {{intel|PAO}} model. | '''Tigerlake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Icelake}}. Tigerlake is expected to be fabricated using a [[10 nm process]]. Tigerlake is the "Optimization" microarchitecture as part of Intel's {{intel|PAO}} model. | ||
| + | |||
| + | == Process Technology== | ||
| + | {{main|intel/microarchitectures/cannonlake#Process_Technology|l1=Cannonlake § Process Technology}} | ||
| + | Tigerlake is set to use the same [[10 nm process]] that was designed for Cannonlake. | ||
Revision as of 08:01, 16 September 2016
| Edit Values | |
| Tigerlake µarch | |
| General Info |
Tigerlake is a planned microarchitecture by Intel as a successor to Icelake. Tigerlake is expected to be fabricated using a 10 nm process. Tigerlake is the "Optimization" microarchitecture as part of Intel's PAO model.
Process Technology
- Main article: Cannonlake § Process Technology
Tigerlake is set to use the same 10 nm process that was designed for Cannonlake.
