From WikiChip
Difference between revisions of "intel/microarchitectures/tiger lake"
< intel‎ | microarchitectures

Line 4: Line 4:
 
| designer        = Intel
 
| designer        = Intel
 
| manufacturer    = Intel
 
| manufacturer    = Intel
| introduction    = 2020
+
| introduction    = 2019
 
| phase-out        =  
 
| phase-out        =  
| process          = 7 nm or 10 nm
+
| process          = 10 nm
  
 
| succession      = Yes
 
| succession      = Yes
Line 14: Line 14:
 
| successor link  =  
 
| successor link  =  
 
}}
 
}}
'''Tigerlake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Icelake}}. Tigerlake is expected to be fabricated using a [[7 nm]] or [[10 nm]] process.
+
'''Tigerlake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Icelake}}. Tigerlake is expected to be fabricated using a [[10 nm process]].

Revision as of 03:33, 3 August 2016

Edit Values
Tigerlake µarch
General Info
ERROR: "atype" is missing!

Tigerlake is a planned microarchitecture by Intel as a successor to Icelake. Tigerlake is expected to be fabricated using a 10 nm process.