From WikiChip
View source for intel/microarchitectures/skylake (server)
The edit could not be undone due to conflicting intermediate edits.
You do not have permission to edit this page, for the following reason:
You can view and copy the source of this page.
Templates used on this page:
- Template:\\ (edit)
- Template:amd (edit)
- Template:clear (edit)
- Template:comp table count (edit)
- Template:comp table end (edit)
- Template:comp table header 1 (edit)
- Template:comp table start (edit)
- Template:intel (view source) (protected)
- Template:intel title (view source) (protected)
- Template:istrue (view source) (protected)
- Template:link-amd (edit)
- Template:link-intel (view source) (protected)
- Template:link-x86 (view source) (protected)
- Template:main (view source) (protected)
- Template:microarchitecture (edit)
- Template:proc table 3 (view source) (protected)
- Template:see also (edit)
- Template:tchk (edit)
- Template:url parse anchor (view source) (protected)
- Template:url parse article (view source) (protected)
- Template:x86 (view source) (protected)
- Module:microarchitecture (view source)
Return to intel/microarchitectures/skylake (server).
Facts about "Skylake (server) - Microarchitectures - Intel"
codename | Skylake (server) + |
core count | 4 +, 6 +, 8 +, 10 +, 12 +, 14 +, 16 +, 18 +, 20 +, 22 +, 24 +, 26 + and 28 + |
designer | Intel + |
first launched | May 4, 2017 + |
full page name | intel/microarchitectures/skylake (server) + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Skylake (server) + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 14 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |