Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/sapphire rapids"
| Line 8: | Line 8: | ||
| phase-out = | | phase-out = | ||
| process = 10 nm | | process = 10 nm | ||
| + | |isa=x86-64 | ||
| succession = Yes | | succession = Yes | ||
Revision as of 19:40, 30 November 2017
| Edit Values | |
| Sapphire Rapids µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2020 |
| Process | 10 nm |
| Instructions | |
| ISA | x86-64 |
| Succession | |
Sapphire Rapids is a planned microarchitecture by Intel as a successor to Tigerlake. Sapphire Rapids is expected to be fabricated using a 10 nm process.
Process Technology
Sapphire Rapids is manufactured on Intel's 3rd generation enhanced 10nm++ process.
Architecture
Key changes from Tigerlake
 |
Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release. |
Facts about "Sapphire Rapids - Microarchitectures - Intel"
| codename | Sapphire Rapids + |
| designer | Intel + |
| first launched | 2020 + |
| full page name | intel/microarchitectures/sapphire rapids + |
| instance of | microarchitecture + |
| instruction set architecture | x86-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Sapphire Rapids + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
