From WikiChip
Difference between revisions of "intel/microarchitectures/lakefield"
< intel‎ | microarchitectures

Line 1: Line 1:
 
{{intel title|Lakefield|arch}}
 
{{intel title|Lakefield|arch}}
−
{{microarchitecture}}
+
{{microarchitecture
 +
|atype=CPU
 +
|name=Lakefield
 +
|designer=Intel
 +
|manufacturer=Intel
 +
|introduction=2019
 +
|process=22 nm
 +
|process 2=10 nm
 +
|cores=5
 +
|type=Superscalar
 +
|type 2=Superpipeline
 +
|oooe=Yes
 +
|speculative=Yes
 +
|renaming=Yes
 +
|isa=x86-64
 +
|l2=512 KiB + 1.5 MiB
 +
|l3=4 MiB
 +
|l3 per=chip
 +
}}
 
'''Lakefield''' ('''LKF''') is a high-performance low-power [[3d integrated circuit|3D]] microarchitecture designed by Intel and introduced in [[2019]].
 
'''Lakefield''' ('''LKF''') is a high-performance low-power [[3d integrated circuit|3D]] microarchitecture designed by Intel and introduced in [[2019]].

Revision as of 10:46, 10 May 2019

Edit Values
Lakefield µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2019
Process22 nm, 10 nm
Core Configs5
Pipeline
TypeSuperscalar, Superpipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Instructions
ISAx86-64
Cache
L2 Cache512 KiB + 1.5 MiB
L3 Cache4 MiB/chip

Lakefield (LKF) is a high-performance low-power 3D microarchitecture designed by Intel and introduced in 2019.

Retrieved from "https://en.wikichip.org/w/index.php?title=intel/microarchitectures/lakefield&oldid=90685"
Facts about "Lakefield - Microarchitectures - Intel"
RDF feed
codenameLakefield +
core count5 +
designerIntel +
first launched2019 +
full page nameintel/microarchitectures/lakefield +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameLakefield +
process22 nm (0.022 μm, 2.2e-5 mm) + and 10 nm (0.01 μm, 1.0e-5 mm) +