From WikiChip
Editing intel/microarchitectures/kaby lake
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 83: | Line 83: | ||
{| class="wikitable" | {| class="wikitable" | ||
|- | |- | ||
− | ! Core !! Abbrev !! | + | ! Core !! Abbrev !! Description !! Graphics !! Target |
|- | |- | ||
− | | {{intel|Kaby Lake Y|l=core}} || KBL-Y | + | | {{intel|Kaby Lake Y|l=core}} || KBL-Y || Extremely low power || GT2 || 2-in-1s detachable, tablets, and computer sticks |
|- | |- | ||
− | | {{intel|Kaby Lake U|l=core}} || KBL-U | + | | {{intel|Kaby Lake U|l=core}} || KBL-U || Ultra-low Power || GT2/GT3 || Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room |
|- | |- | ||
− | | {{intel|Kaby Lake R|l=core}} || KBL-R | + | | {{intel|Kaby Lake R|l=core}} || KBL-R || Ultra-low Power || GT2 || Kaby Lake U Refresh |
|- | |- | ||
− | | {{intel|Kaby Lake H|l=core}} || KBL-H | + | | {{intel|Kaby Lake H|l=core}} || KBL-H || High-performance Graphics || GT2/GT3 || Ultimate mobile performance, mobile workstations |
|- | |- | ||
− | | {{intel|Kaby Lake S|l=core}} || KBL-S | + | | {{intel|Kaby Lake S|l=core}} || KBL-S || Performance-optimized lifestyle || GT2/GT3 || Desktop performance to value, AiOs, and minis |
|- | |- | ||
− | | {{intel|Kaby Lake G|l=core}} || KBL-G | + | | {{intel|Kaby Lake G|l=core}} || KBL-G || Gaming Chip || GT2 + AMD {{amd|Vega|l=arch}} || Kaby Lake + Radeon Vega 20/24 |
|- | |- | ||
− | | {{intel|Kaby Lake X|l=core}} || KBL-X | + | | {{intel|Kaby Lake X|l=core}} || KBL-X || Extreme Performance || || High-end desktops & enthusiasts market |
|- | |- | ||
− | | {{intel|Kaby Lake DT|l=core}} || KBL-DT | + | | {{intel|Kaby Lake DT|l=core}} || KBL-DT || Workstation || GT2 || Workstations & entry-level servers |
|} | |} | ||
Line 199: | Line 199: | ||
=== CPUID === | === CPUID === | ||
− | {| class="wikitable tc1 tc2 tc3 tc4 | + | {| class="wikitable tc1 tc2 tc3 tc4" |
− | ! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model | + | ! Core !! Extended<br>Family !! Family !! Extended<br>Model !! Model |
|- | |- | ||
− | | rowspan="2" | {{intel|Kaby Lake Y|Y|l=core}}/{{intel|Kaby Lake U|U|l=core}}/{{intel|Kaby Lake R|R|l=core}} || 0 || 0x6 || 0x8 || 0xE | + | | rowspan="2" | {{intel|Kaby Lake Y|Y|l=core}}/{{intel|Kaby Lake U|U|l=core}}/{{intel|Kaby Lake R|R|l=core}} || 0 || 0x6 || 0x8 || 0xE |
|- | |- | ||
− | | colspan=" | + | | colspan="4" | Family 6 Model 142 |
|- | |- | ||
− | | rowspan="2" | {{intel|Kaby Lake DT|DT|l=core}}/{{intel|Kaby Lake H|H|l=core}}/{{intel|Kaby Lake S|S|l=core}}/{{intel|Kaby Lake X|X|l=core}} || 0 || 0x6 || 0x9 || 0xE | + | | rowspan="2" | {{intel|Kaby Lake DT|DT|l=core}}/{{intel|Kaby Lake H|H|l=core}}/{{intel|Kaby Lake S|S|l=core}}/{{intel|Kaby Lake X|X|l=core}} || 0 || 0x6 || 0x9 || 0xE |
|- | |- | ||
− | | colspan=" | + | | colspan="4" | Family 6 Model 158 |
|} | |} | ||
Line 739: | Line 739: | ||
* [[:File:8th-gen-radeon-rx-vega-m-product-overview.pdf|8th Gen Intel® Core processors With RadeonTM RX Vega M Graphics]] | * [[:File:8th-gen-radeon-rx-vega-m-product-overview.pdf|8th Gen Intel® Core processors With RadeonTM RX Vega M Graphics]] | ||
− | == | + | == References == |
* Intel Developer Forum 2015, San Francisco, August 18-20, 2015 | * Intel Developer Forum 2015, San Francisco, August 18-20, 2015 | ||
* Intel Technology and Manufacturing Day, March 28, 2017 | * Intel Technology and Manufacturing Day, March 28, 2017 | ||
* 8th Generation core announcement, August 21, 2017 | * 8th Generation core announcement, August 21, 2017 | ||
− | |||
− | |||
== Artwork == | == Artwork == |
Facts about "Kaby Lake - Microarchitectures - Intel"
codename | Kaby Lake + |
core count | 2 + and 4 + |
designer | Intel + |
first launched | August 30, 2016 + |
full page name | intel/microarchitectures/kaby lake + |
instance of | microarchitecture + |
instruction set architecture | x86-64 + |
manufacturer | Intel + |
microarchitecture type | CPU + |
name | Kaby Lake + |
pipeline stages (max) | 19 + |
pipeline stages (min) | 14 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |