From WikiChip
Editing intel/microarchitectures/kaby lake

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 407: Line 407:
 
== Configurability ==
 
== Configurability ==
  
Kaby Lake builds upon the Skylake architecture, most dies are slight enchantments of their Skylake counterparts. The biggest change is the removal of the high performance quad core GT4 die, which has been replaced by the Kaby Lake G processors. And the introduction of the first low power quad core processor.
+
Kaby Lake builds upon the Skylake architecture, most dies are slight enchantments of their Skylake counterparts. The biggest change is the removal of the high performance quad core GT4 die, presumably because of low demand. And the introduction of the first low power quad core processor.
 
   
 
   
 
<gallery widths=300px heights=150px caption="Physical Layout Breakdown" style="float:right">
 
<gallery widths=300px heights=150px caption="Physical Layout Breakdown" style="float:right">

Please note that all contributions to WikiChip are considered to be released under the Creative Commons Attribution Share Alike (see WikiChip:Copyrights for details). If you do not want your writing to be edited mercilessly and redistributed at will, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource. Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
codenameKaby Lake +
core count2 + and 4 +
designerIntel +
first launchedAugust 30, 2016 +
full page nameintel/microarchitectures/kaby lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameKaby Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +