From WikiChip
Difference between revisions of "intel/microarchitectures/ice lake (server)"
< intel‎ | microarchitectures

 
(7 intermediate revisions by 2 users not shown)
Line 17: Line 17:
 
|contemporary link=intel/microarchitectures/ice_lake_(client)
 
|contemporary link=intel/microarchitectures/ice_lake_(client)
 
}}
 
}}
'''Ice Lake''' ('''ICL''') '''Server Configuration''' is [[Intel]]'s successor to {{\\|Cascade Lake}}, a [[10 nm]] [[microarchitecture]] for enthusiasts and servers.
+
'''Ice Lake''' ('''ICL''', '''ICX''') '''Server Configuration''' is [[Intel]]'s successor to {{\\|Cascade Lake}}, a [[10 nm]] [[microarchitecture]] for enthusiasts and servers.
  
 
== Codenames ==
 
== Codenames ==
Line 30: Line 30:
 
| {{intel|Ice Lake SP|l=core}} || ICL-SP || Server Scalable Processors
 
| {{intel|Ice Lake SP|l=core}} || ICL-SP || Server Scalable Processors
 
|}
 
|}
 +
 +
== Release Dates ==
 +
[[File:intel-2019-investor-meeting-ice-lake-server-cooper-roadmap.png|right|thumb|{{\\|Cooper Lake}} and Ice Lake roadmap.]]
 +
Ice Lake server processors are said to launch in the first half of 2020.
  
 
== Process Technology==
 
== Process Technology==
Line 66: Line 70:
  
 
=== Key changes from {{\\|Cascade Lake}}===
 
=== Key changes from {{\\|Cascade Lake}}===
{{future information}}
 
 
 
* Enhanced "10nm+" (from [[14 nm]])
 
* Enhanced "10nm+" (from [[14 nm]])
 +
* {{\\|Sunny Cove|Sunny Cove core}}
 +
** ''See {{\\|Sunny Cove}} for microarchitectural details and changes''
 
* I/O
 
* I/O
 
** PCIe 4.0 (from PCIe 3.0)
 
** PCIe 4.0 (from PCIe 3.0)
Line 75: Line 79:
 
** Octa-channel (up from hexa-channel)  
 
** Octa-channel (up from hexa-channel)  
 
** 3200 MT/s (up from 2933 MT/s)
 
** 3200 MT/s (up from 2933 MT/s)
 +
** Optane DC DIMMs
 +
*** Apache Pass '''→''' Barlow Pass
 
* Platform
 
* Platform
 
** {{intel|Purley|l=platform}} '''→''' {{intel|Whitley|l=platform}}
 
** {{intel|Purley|l=platform}} '''→''' {{intel|Whitley|l=platform}}
 
* Packaging
 
* Packaging
 
** 4189-contact flip-chip LGA (up from 3647 contacts)
 
** 4189-contact flip-chip LGA (up from 3647 contacts)
 +
{{expand list}}
  
 
====New instructions ====
 
====New instructions ====
Ice Lake introduced a number of {{x86|extensions|new instructions}}:
+
Ice Lake introduced a number of {{x86|extensions|new instructions}}. See {{intel|Sunny cove#New instructions|Sunny Cove § New Instructions|l=arch}} for details.
 
 
* {{x86|CLWB|<code>CLWB</code>}} - Force cache line write-back without flush
 
* {{x86|RDPID|<code>RDPID</code>}} - Read Processor ID
 
* Additional {{x86|AVX-512}} extensions:
 
** {{x86|AVX512VPOPCNTDQ|<code>AVX512VPOPCNTDQ</code>}} -  AVX-512 Vector Population Count Doubleword and Quadword
 
** {{x86|AVX512VNNI|<code>AVX512VNNI</code>}} -  AVX-512 Vector Neural Network Instructions
 
** {{x86|AVX512GFNI|<code>AVX512GFNI</code>}} -  AVX-512 Galois Field New Instructions
 
** {{x86|AVX512VAES|<code>AVX512VAES</code>}} -  AVX-512 Vector AES
 
** {{x86|AVX512VBMI2|<code>AVX512VBMI2</code>}} -  AVX-512 Vector Bit Manipulation, Version 2
 
** {{x86|AVX512BITALG|<code>AVX512BITALG</code>}} -  AVX-512 Bit Algorithms
 
** {{x86|AVX512VPCLMULQDQ|<code>AVX512VPCLMULQDQ</code>}} -  AVX-512 Vector Vector Carry-less Multiply
 
* {{x86|TME|<code>TME</code>}} - Total Memory Encryption
 
* {{x86|ENCLV|<code>ENCLV</code>}} - SGX oversubscription instructions
 
* Fast Short REP MOV
 
* Split Lock Detection
 
  
 
== All Ice Lake Chips ==
 
== All Ice Lake Chips ==

Latest revision as of 10:30, 26 June 2019

Edit Values
Ice Lake (server) µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2020
Process10 nm
Instructions
ISAx86-64
Cores
Core NamesIce Lake SP,
Ice Lake X
Succession
Contemporary
Ice Lake (client)

Ice Lake (ICL, ICX) Server Configuration is Intel's successor to Cascade Lake, a 10 nm microarchitecture for enthusiasts and servers.

Codenames[edit]

Core Abbrev Target
Ice Lake X ICL-X High-end desktops & enthusiasts market
Ice Lake W ICL-W Enterprise/Business workstations
Ice Lake SP ICL-SP Server Scalable Processors

Release Dates[edit]

Cooper Lake and Ice Lake roadmap.

Ice Lake server processors are said to launch in the first half of 2020.

Process Technology[edit]

See also: Ice Lake (client) § Process Technology

Ice Lake will use a second-generation enhanced 10 nm process called "10 nm+". Versus the first generation 10nm which was used for Cannon Lake, 10nm+ will feature higher performance through higher drive current for the same power envelope.

Compiler support[edit]

Support for Ice Lake was added in LLVM Clang 6.0 and GCC 8.0.

Compiler Arch-Specific Arch-Favorable
ICC -march=icelake -mtune=icelake
GCC -march=icelake -mtune=icelake
LLVM -march=icelake -mtune=icelake
Visual Studio /? /tune:?

CPUID[edit]

Core Extended
Family
Family Extended
Model
Model
 ? 0 0x6 0x?  ?
Family 6 Model ?
 ? 0 0x6  ?  ?
Family 6 Model ?

Architecture[edit]

Key changes from Cascade Lake[edit]

  • Enhanced "10nm+" (from 14 nm)
  • Sunny Cove core
    • See Sunny Cove for microarchitectural details and changes
  • I/O
    • PCIe 4.0 (from PCIe 3.0)
  • Memory
    • Higher bandwidth (190.7 GiB/s, up from 143.1 GiB/s)
    • Octa-channel (up from hexa-channel)
    • 3200 MT/s (up from 2933 MT/s)
    • Optane DC DIMMs
      • Apache Pass Barlow Pass
  • Platform
  • Packaging
    • 4189-contact flip-chip LGA (up from 3647 contacts)

This list is incomplete; you can help by expanding it.

New instructions[edit]

Ice Lake introduced a number of new instructions. See Sunny Cove § New Instructions for details.

All Ice Lake Chips[edit]

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
 List of Ice Lake Processors
 Main processorFrequency/TurboMemMajor Feature Diff
ModelLaunchedPriceFamilyCore NameCoresThreadsL2$L3$TDPFrequencyMax TurboMax MemTurboSMT
 Uniprocessors
 Multiprocessors (2-way)
 Multiprocessors (4-way)
 Multiprocessors (8-way)
Count: 0
codenameIce Lake (server) +
designerIntel +
first launched2020 +
full page nameintel/microarchitectures/ice lake (server) +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameIce Lake (server) +
process10 nm (0.01 μm, 1.0e-5 mm) +