From WikiChip
Difference between revisions of "intel/microarchitectures/ice lake (client)"
< intel‎ | microarchitectures

Line 15: Line 15:
 
| successor link  = intel/microarchitectures/tigerlake
 
| successor link  = intel/microarchitectures/tigerlake
 
}}
 
}}
'''Icelake''' is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Cannonlake}}. Icelake is expected to be fabricated using a [[10 nm process]]. Icelake is the "Architecture" microarchitecture as part of Intel's {{intel|PAO}} model.
+
'''Icelake''' ('''ICL''') is a planned [[microarchitecture]] by [[Intel]] as a successor to {{\\|Cannonlake}}. Icelake is expected to be fabricated using a [[10 nm process]]. Icelake is the "Architecture" microarchitecture as part of Intel's {{intel|PAO}} model.
  
 
== Process Technology==
 
== Process Technology==
 
{{main|intel/microarchitectures/cannonlake#Process_Technology|l1=Cannonlake § Process Technology}}
 
{{main|intel/microarchitectures/cannonlake#Process_Technology|l1=Cannonlake § Process Technology}}
 
Tigerlake is set to use the same [[10 nm process]] that was designed for Cannonlake.
 
Tigerlake is set to use the same [[10 nm process]] that was designed for Cannonlake.

Revision as of 14:18, 9 June 2017

Edit Values
Icelake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Introduction2018
Process10 nm
Succession

Icelake (ICL) is a planned microarchitecture by Intel as a successor to Cannonlake. Icelake is expected to be fabricated using a 10 nm process. Icelake is the "Architecture" microarchitecture as part of Intel's PAO model.

Process Technology

Main article: Cannonlake § Process Technology

Tigerlake is set to use the same 10 nm process that was designed for Cannonlake.

codenameIcelake +
designerIntel +
first launched2018 +
full page nameintel/microarchitectures/ice lake (client) +
instance ofmicroarchitecture +
manufacturerIntel +
microarchitecture typeCPU +
nameIcelake +
process10 nm (0.01 μm, 1.0e-5 mm) +