Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/gen10"
| Line 17: | Line 17: | ||
'''Gen10''' (''Generation 10'') is the [[microarchitecture]] for [[Intel]]'s [[graphics processing unit]] utilized by {{\\|Cannonlake}}-based microprocessors. Gen10 is the successor to {{\\|Gen9.5}} used by {{\\|Kaby Lake}}. | '''Gen10''' (''Generation 10'') is the [[microarchitecture]] for [[Intel]]'s [[graphics processing unit]] utilized by {{\\|Cannonlake}}-based microprocessors. Gen10 is the successor to {{\\|Gen9.5}} used by {{\\|Kaby Lake}}. | ||
| − | The display portion of this architecture is also used by {{\\|Goldmont Plus}}, however it still uses {{\\|Gen9.5}} for the execution units. | + | The display portion of this architecture is also used by {{\\|Goldmont Plus}}, however, it still uses {{\\|Gen9.5}} for the execution units. |
| − | |||
| − | |||
| − | |||
| + | '''Due to Intel skipping over {{\\|Cannon Lake}}, Gen10 graphics have never been productized.''' | ||
== Codenames == | == Codenames == | ||
| Line 40: | Line 38: | ||
| GT4e || Contains 3 slices with 72 execution units. Has an additional [[eDRAM]] side cache. | | GT4e || Contains 3 slices with 72 execution units. Has an additional [[eDRAM]] side cache. | ||
|} | |} | ||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
| − | |||
== Architecture == | == Architecture == | ||
Revision as of 00:39, 31 January 2019
| Edit Values | |
| Gen10 µarch | |
| General Info | |
| Arch Type | GPU |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | 2018 |
| Process | 10 nm |
| Succession | |
Gen10 (Generation 10) is the microarchitecture for Intel's graphics processing unit utilized by Cannonlake-based microprocessors. Gen10 is the successor to Gen9.5 used by Kaby Lake.
The display portion of this architecture is also used by Goldmont Plus, however, it still uses Gen9.5 for the execution units.
Due to Intel skipping over Cannon Lake, Gen10 graphics have never been productized.
Codenames
Various models support different Graphics Tiers (GT) which provides different levels of performance. Some models also support an additional eDRAM side cache.
| Code Name | Description |
|---|---|
| GT1 | Contains 1 slice with 24 execution units. |
| GT2 | Contains 1 slice with 40 execution units. |
| GT3 | Contains 2 slices with 48 execution units. |
| GT3e | Contains 2 slices with 48 execution units. Has an additional eDRAM side cache. |
| GT4e | Contains 3 slices with 72 execution units. Has an additional eDRAM side cache. |
Architecture
Key changes from Gen9.5
- Display
- HDMI 2.0 (from 1.4a)
- 2160p (4K) @ 60 Hz (from 24 Hz)
- HDMI 2.0 (from 1.4a)
This list is incomplete; you can help by expanding it.
Facts about "Gen10 - Microarchitectures - Intel"
| codename | Gen10 + |
| designer | Intel + |
| first launched | 2018 + |
| full page name | intel/microarchitectures/gen10 + |
| instance of | microarchitecture + |
| manufacturer | Intel + |
| microarchitecture type | GPU + |
| name | Gen10 + |
| process | 10 nm (0.01 μm, 1.0e-5 mm) + |
