From WikiChip
Comet Lake - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 18:22, 10 June 2018 by At32Hz (talk | contribs) (comet lake)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
Comet Lake µarch
General Info
Arch TypeCPU
DesignerIntel
ManufacturerIntel
Process14 nm
Core Configs2, 4, 6, 8
Pipeline
TypeSuperscalar, Superpipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Stages14-19
Decode5-way
Instructions
ISAx86-64
ExtensionsMOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX
Cache
L1I Cache32 KiB/core
8-way set associative
L1D Cache32 KiB/core
8-way set associative
L2 Cache256 KiB/core
4-way set associative
L3 Cache2 MiB/core
Up to 16-way set associative
L4 Cache128 MiB/package
on Iris Pro GPUs only
Cores
Core NamesCoffee Lake U,
Coffee Lake H,
Coffee Lake S
Succession
Contemporary
Whiskey Lake

Comet Lake (CML) is a microarchitecture designed by Intel as a successor to Coffee Lake for desktops and high-performance mobile devices. Comet Lake will be introduced in in 2019 and is manufactured on Intel's mature 14 nm process.

codenameComet Lake +
core count2 +, 4 +, 6 + and 8 +
designerIntel +
full page nameintel/microarchitectures/comet lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
microarchitecture typeCPU +
nameComet Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +