Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/microarchitectures/chivano"
(Created page with "{{intel title|Chivano|arch}} {{microarchitecture | atype = CPU | name = Chivano | designer = Intel | manufacturer = Intel | introduction = | phase-out...") |
|||
| Line 10: | Line 10: | ||
| inst = <!-- yes for instructions options --> | | inst = <!-- yes for instructions options --> | ||
| − | | isa = | + | | isa = IA-64 |
| − | |||
| − | |||
| feature = | | feature = | ||
| extension = | | extension = | ||
Latest revision as of 19:55, 30 November 2017
| Edit Values | |
| Chivano µarch | |
| General Info | |
| Arch Type | CPU |
| Designer | Intel |
| Manufacturer | Intel |
| Process | 90 nm |
| Instructions | |
| ISA | IA-64 |
| Succession | |
Chivano or Shavano was a planned Itanium microarchitecture set to be designed by Intel around the time Montecito was being developed. Chivano disappeared from Intel's roadmap and was ultimately cancelled or merged into another architecture due to unknown reasons.
Facts about "Chivano - Microarchitectures - Intel"
| codename | Chivano + |
| designer | Intel + |
| full page name | intel/microarchitectures/chivano + |
| instance of | microarchitecture + |
| instruction set architecture | IA-64 + |
| manufacturer | Intel + |
| microarchitecture type | CPU + |
| name | Chivano + |
| process | 90 nm (0.09 μm, 9.0e-5 mm) + |
