From WikiChip
Cannonlake - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 07:58, 16 September 2016 by David (talk | contribs)

Edit Values
Cannonlake µarch
General Info
ERROR: "atype" is missing!

Cannonlake (CNL) is a planned microarchitecture by Intel as a successor to Kaby Lake. Cannonlake is expected to be fabricated using a 10 nm process. Cannonlake is set to be introduced in the fourth quarter of 2017. Cannonlake is the "Process" microarchitecture as part of Intel's PAO model.

Process Technology

Cannonlake is set to utilize Intel's 10 nm process (P1274).

New text document.svg This section requires expansion; you can help adding the missing info.

Codenames

Core Abbrev Description Graphics Target
Cannonlake Y CNL-Y Extremely low power GT2 2-in-1s detachable, tablets, and computer sticks
Cannonlake U CNL-U Ultra-low Power GT2 Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room

Architecture

New text document.svg This section is empty; you can help add the missing info by editing this page.

All Cannonlake Chips

Cannonlake Chips
Main processorIGP
ModelµarchPlatformCoreLaunchedSDPTDPFreqMax MemNameFreqMax Freq
Count: 0