View source for intel/microarchitectures/cannon lake
You do not have permission to edit this page, for the following reason:
The action you have requested is limited to users in the group: Users.
You can view and copy the source of this page.
Return to intel/microarchitectures/cannon lake.
Retrieved from "https://en.wikichip.org/wiki/intel/microarchitectures/cannon_lake"
Facts about "Cannon Lake - Microarchitectures - Intel"
|codename||Cannon Lake +|
|core count||2 +|
|first launched||May 15, 2018 +|
|full page name||intel/microarchitectures/cannon lake +|
|instance of||microarchitecture +|
|instruction set architecture||x86-64 +|
|microarchitecture type||CPU +|
|name||Cannon Lake +|
|pipeline stages (max)||19 +|
|pipeline stages (min)||14 +|
|process||10 nm (0.01 μm, 1.0e-5 mm) +|