Alder Lake - Microarchitectures - Intel
|Alder Lake µarch|
"+8" can not be assigned to a declared number type with value 8.8+8,
"+8" can not be assigned to a declared number type with value 6.6+8,
"+0" can not be assigned to a declared number type with value 6.6+0
|Core Names||Golden Cove,|
Alder Lake (ADL) is Intel's successor to Tiger Lake, a 10 nm microarchitecture for mainstream workstations, desktops, and mobile devices.
|Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.|
Intel is planning Alder Lake to be built on an improved 10 nm Enhanced Superfin node, or 10 nm+++. This will be the case for both the powerful Golden Cove cores, and Gracemont cores.
In January 2021 Intel teased Alder Lake in their CES 2021 speech.
Key changes from Tiger Lake
- Hybrid Golden Cove(big core) & Gracemont(small core) microarchitecture
- At least 20% IPC improvements
- 10 nm Enhanced SuperFin(ESF) node
- Support for DDR5
- Speeds of at least 4800MHz, up to 5600MHz
- Improved power delivery system
Facts about "Alder Lake - Microarchitectures - Intel"
|codename||Alder Lake +|
|first launched||2021 +|
|full page name||intel/microarchitectures/alder lake +|
|instance of||microarchitecture +|
|instruction set architecture||x86-64 +|
|microarchitecture type||CPU +|
|name||Alder Lake +|
|process||10 nm (0.01 μm, 1.0e-5 mm) +|