From WikiChip
Difference between revisions of "intel/cpuid"
< intel

(broadwell)
Line 2: Line 2:
 
Below is a list of '''Intel's {{x86|CPUID}}''' broken down by their respective core names and [[microarchitecture]]:
 
Below is a list of '''Intel's {{x86|CPUID}}''' broken down by their respective core names and [[microarchitecture]]:
  
−
 
+
== CPUIDs==
 
{{work-in-progress}}
 
{{work-in-progress}}
  
Line 12: Line 12:
 
| {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]]
 
| {{intel|Cannon Lake|l=arch}} || {{intel|Cannon Lake U|U|l=core}} || 0 || 0x6 || 0x6 || 0x6 || [[Family 6 Model 102]]
 
|-
 
|-
−
| {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}/{{intel|Coffee Lake H|H|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
+
| {{intel|Coffee Lake|l=arch}} || {{intel|Coffee Lake S|S|l=core}}, {{intel|Coffee Lake H|H|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
 
|-
 
|-
−
| rowspan="2" | {{intel|Kaby Lake|l=arch}} || {{intel|Kaby Lake DT|DT|l=core}}/{{intel|Kaby Lake H|H|l=core}}/{{intel|Kaby Lake S|S|l=core}}/{{intel|Kaby Lake X|X|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
+
| rowspan="2" | {{intel|Kaby Lake|l=arch}} || {{intel|Kaby Lake DT|DT|l=core}}, {{intel|Kaby Lake H|H|l=core}}, {{intel|Kaby Lake S|S|l=core}}, {{intel|Kaby Lake X|X|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
 
|-
 
|-
−
| {{intel|Kaby Lake Y|Y|l=core}}/{{intel|Kaby Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xE || [[Family 6 Model 142]]
+
| {{intel|Kaby Lake Y|Y|l=core}}, {{intel|Kaby Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xE || [[Family 6 Model 142]]
 
|-
 
|-
−
| rowspan="2" | {{intel|Skylake (Client)|l=arch}} || {{intel|Skylake DT|DT|l=core}}/{{intel|Skylake H|H|l=core}}/{{intel|Skylake S|S|l=core}} || 0 || 0x6 || 0x5 || 0xE || [[Family 6 Model 94]]
+
| rowspan="2" | {{intel|Skylake (Client)|l=arch}} || {{intel|Skylake DT|DT|l=core}}, {{intel|Skylake H|H|l=core}}, {{intel|Skylake S|S|l=core}} || 0 || 0x6 || 0x5 || 0xE || [[Family 6 Model 94]]
 
|-
 
|-
−
| {{intel|Skylake Y|Y|l=core}}/{{intel|Skylake U|U|l=core}} || 0 || 0x6 || 0x4 || 0xE || [[Family 6 Model 78]]
+
| {{intel|Skylake Y|Y|l=core}}, {{intel|Skylake U|U|l=core}} || 0 || 0x6 || 0x4 || 0xE || [[Family 6 Model 78]]
 
|-
 
|-
 
| rowspan="3" | {{intel|Broadwell (Client)|l=arch}} || {{intel|Broadwell D|D|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]]
 
| rowspan="3" | {{intel|Broadwell (Client)|l=arch}} || {{intel|Broadwell D|D|l=core}} || 0 || 0x6 || 0x5 || 0x6 || [[Family 6 Model 86]]
Line 34: Line 34:
 
| {{intel|Haswell S|S|l=core}} || 0 || 0x6 || 0x3 || 0xC || [[Family 6 Model 60]]
 
| {{intel|Haswell S|S|l=core}} || 0 || 0x6 || 0x3 || 0xC || [[Family 6 Model 60]]
 
|-
 
|-
−
| {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}}/{{intel|Ivy Bridge H|H|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]]
+
| {{intel|Ivy Bridge (Client)|l=arch}} || {{intel|Ivy Bridge M|M|l=core}}, {{intel|Ivy Bridge H|H|l=core}} || 0 || 0x6 || 0x3 || 0xA || [[Family 6 Model 58]]
 
|-
 
|-
−
| {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}/{{intel|Sandy Bridge H|H|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]]
+
| {{intel|Sandy Bridge (Client)|l=arch}} || {{intel|Sandy Bridge M|M|l=core}}, {{intel|Sandy Bridge H|H|l=core}} || 0 || 0x6 || 0x2 || 0xA || [[Family 6 Model 42]]
 
|-
 
|-
 
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Server)</small>
 
| colspan="7" style="text-align: center;" | <small>[[Big Cores]] (Server)</small>
 
|-
 
|-
−
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake X|X|l=core}}/{{intel|Skylake SP|SP|l=core}} || 0 || 0x6 || 0x5 || 0x5 || [[Family 6 Model 85]]
+
| {{intel|Skylake (Server)|l=arch}} || {{intel|Skylake X|X|l=core}}, {{intel|Skylake SP|SP|l=core}} || 0 || 0x6 || 0x5 || 0x5 || [[Family 6 Model 85]]
 
|-
 
|-
 
| {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]]
 
| {{intel|Broadwell (Server)|l=arch}} || {{intel|Broadwell E|E|l=core}} || 0 || 0x6 || 0x4 || 0xF || [[Family 6 Model 79]]
Line 57: Line 57:
 
|-
 
|-
 
| {{intel|Apollo Lake|l=core}} || 0 || 0x6 || 0x5 || 0xC || [[Family 6 Model 92]]
 
| {{intel|Apollo Lake|l=core}} || 0 || 0x6 || 0x5 || 0xC || [[Family 6 Model 92]]
 +
|-
 +
| {{intel|Airmont|l=arch}} || {{intel|Cherry Trail|l=core}}, {{intel|Braswell|l=core}} || 0 || 0x6 || 0x4 || 0xC || [[Family 6 Model 76]]
 +
|-
 +
| rowspan="5" | {{intel|Silvermont|l=arch}} || {{intel|SoFIA|l=core}} || 0 || 0x6 || 0x5 || 0xD || [[Family 6 Model 93]]
 +
|-
 +
| {{intel|Anniedle|l=core}} || 0 || 0x6 || 0x5 || 0xA || [[Family 6 Model 90]]
 +
|-
 +
| {{intel|Avoton|l=core}}, {{intel|Rangeley|l=core}} || 0 || 0x6 || 0x4 || 0xD || [[Family 6 Model 77]]
 +
|-
 +
| {{intel|Tangier|l=core}} || 0 || 0x6 || 0x4 || 0xA || [[Family 6 Model 74]]
 +
|-
 +
| {{intel|Bay Trail|l=core}} || 0 || 0x6 || 0x3 || 0x7 || [[Family 6 Model 55]]
 +
|-
 +
| {{intel|Saltwell|l=arch}}
 +
|-
 +
| {{intel|Bonnell|l=arch}} || {{intel|Silverthorne|l=core}}, {{intel|Diamondville|l=core}} || 0 || 0x6 || 0x1 || 0xC || [[Family 6 Model 28]]
 
|-
 
|-
 
| colspan="7" style="text-align: center;" | <small>{{intel|MIC Architecture}}</small>
 
| colspan="7" style="text-align: center;" | <small>{{intel|MIC Architecture}}</small>

Revision as of 23:22, 28 January 2018

Below is a list of Intel's CPUID broken down by their respective core names and microarchitecture:

CPUIDs

Under construction icon-blue.svg This article is a work in progress!
Microarchitecture Core Extended Family Family Extended Model Model
Big Cores (Client)
Cannon Lake U 0 0x6 0x6 0x6 Family 6 Model 102
Coffee Lake S, H 0 0x6 0x9 0xE Family 6 Model 158
Kaby Lake DT, H, S, X 0 0x6 0x9 0xE Family 6 Model 158
Y, U 0 0x6 0x8 0xE Family 6 Model 142
Skylake (Client) DT, H, S 0 0x6 0x5 0xE Family 6 Model 94
Y, U 0 0x6 0x4 0xE Family 6 Model 78
Broadwell (Client) D 0 0x6 0x5 0x6 Family 6 Model 86
C 0 0x6 0x4 0x7 Family 6 Model 71
S 0 0x6 0x3 0xD Family 6 Model 61
Haswell (Client) GT3E 0 0x6 0x4 0x6 Family 6 Model 70
ULT 0 0x6 0x4 0x5 Family 6 Model 69
S 0 0x6 0x3 0xC Family 6 Model 60
Ivy Bridge (Client) M, H 0 0x6 0x3 0xA Family 6 Model 58
Sandy Bridge (Client) M, H 0 0x6 0x2 0xA Family 6 Model 42
Big Cores (Server)
Skylake (Server) X, SP 0 0x6 0x5 0x5 Family 6 Model 85
Broadwell (Server) E 0 0x6 0x4 0xF Family 6 Model 79
Haswell (Server) E 0 0x6 0x3 0xF Family 6 Model 63
Ivy Bridge (Server) E 0 0x6 0x3 0xE Family 6 Model 62
Sandy Bridge (Server) E 0 0x6 0x2 0xD Family 6 Model 45
Little Cores
Goldmont Plus Gemini Lake 0 0x6 0x7 0xA Family 6 Model 122
Goldmont Denverton 0 0x6 0x5 0xF Family 6 Model 95
Apollo Lake 0 0x6 0x5 0xC Family 6 Model 92
Airmont Cherry Trail, Braswell 0 0x6 0x4 0xC Family 6 Model 76
Silvermont SoFIA 0 0x6 0x5 0xD Family 6 Model 93
Anniedle 0 0x6 0x5 0xA Family 6 Model 90
Avoton, Rangeley 0 0x6 0x4 0xD Family 6 Model 77
Tangier 0 0x6 0x4 0xA Family 6 Model 74
Bay Trail 0 0x6 0x3 0x7 Family 6 Model 55
Saltwell
Bonnell Silverthorne, Diamondville 0 0x6 0x1 0xC Family 6 Model 28
MIC Architecture
Knights Mill 0 0x6 0x8 0x5 Family 6 Model 133
Knights Landing 0 0x6 0x5 0x7 Family 6 Model 87
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cpuid&oldid=73248"