From WikiChip
Difference between revisions of "intel/cpuid"
< intel

Line 4: Line 4:
 
{{stub}}
 
{{stub}}
  
−
{| class="wikitable tc1 tc2 tc3 tc4 tc5"
+
{| class="wikitable" style="text-align:center;"
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
! Microarchitecture !! Core !! Extended Family !! Family !! Extended Model !! Model
 
|-
 
|-
−
| {{intel|Kaby Lake|l=arch}} || {{intel|Kaby Lake Y|Y|l=core}}/{{intel|Kaby Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xE || [[Family 6 Model 142]]
+
| rowspan="2" | {{intel|Kaby Lake|l=arch}} || {{intel|Kaby Lake Y|Y|l=core}}/{{intel|Kaby Lake U|U|l=core}} || 0 || 0x6 || 0x8 || 0xE || [[Family 6 Model 142]]
 
|-
 
|-
−
| {{intel|Kaby Lake|l=arch}} || {{intel|Kaby Lake DT|DT|l=core}}/{{intel|Kaby Lake H|H|l=core}}/{{intel|Kaby Lake S|S|l=core}}/{{intel|Kaby Lake X|X|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
+
| {{intel|Kaby Lake DT|DT|l=core}}/{{intel|Kaby Lake H|H|l=core}}/{{intel|Kaby Lake S|S|l=core}}/{{intel|Kaby Lake X|X|l=core}} || 0 || 0x6 || 0x9 || 0xE || [[Family 6 Model 158]]
−
|}
+
|-
 +
| rowspan="2" | {{intel|Skylake|l=arch}} || {{intel|Skylake Y|Y|l=core}}/{{intel|Skylake U|U|l=core}} || 0 || 0x6 || 0x4 || 0xE || [[Family 6 Model 78]]
 +
|-
 +
| {{intel|Skylake DT|DT|l=core}}/{{intel|Skylake H|H|l=core}}/{{intel|Skylake S|S|l=core}}/{{intel|Skylake X|X|l=core}} || 0 || 0x6 || 0x5 || 0xE || [[Family 6 Model 94]]

Revision as of 00:39, 30 June 2017

List of Intel's CPUID:


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.


Microarchitecture Core Extended Family Family Extended Model Model
Kaby Lake Y/U 0 0x6 0x8 0xE Family 6 Model 142
DT/H/S/X 0 0x6 0x9 0xE Family 6 Model 158
Skylake Y/U 0 0x6 0x4 0xE Family 6 Model 78
DT/H/S/X 0 0x6 0x5 0xE Family 6 Model 94
Retrieved from "https://en.wikichip.org/w/index.php?title=intel/cpuid&oldid=48782"