From WikiChip
Editing intel/cores/skylake de
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 19: | Line 19: | ||
|successor link=intel/cores/hewitt lake | |successor link=intel/cores/hewitt lake | ||
}} | }} | ||
− | '''Skylake DE''' ('''SKL-DE''') is the processor core for [[Intel]]'s single-chip high-performance low-power dense processors | + | '''Skylake DE''' ('''SKL-DE''') is the processor core for [[Intel]]'s platform of single-chip high-performance low-power dense processors based on the {{intel|Skylake (server)|Skylake|l=arch}} microarchitecture, succeeding {{\\|Broadwell DE}}. Skylake DE processors feature a large array of enhancements and improvements including the new {{x86|AVX-512}} extension. Skylake DE are aimed at lower power IoT, networking, and dense [[edge computing]]. |
== Overview == | == Overview == |
Facts about "Skylake DE - Cores - Intel"
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki. | Skylake DE - Cores - Intel#package + |
designer | Intel + |
first announced | February 7, 2018 + |
first launched | February 7, 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
manufacturer | Intel + |
microarchitecture | Skylake (server) + |
name | Skylake DE + |
package | FCBGA-2518 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
word size | 64 bit (8 octets, 16 nibbles) + |