From WikiChip
Editing intel/cores/kaby lake g
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 65: | Line 65: | ||
**** [[Radeon RX Vega M GH]] | **** [[Radeon RX Vega M GH]] | ||
***** 24 Compute Units | ***** 24 Compute Units | ||
− | ***** 1,536 Stream processors, 64 pix/clk (ROPs) | + | ***** 1,536 Stream processors, 64 pix/clk (ROPs) |
***** 3.7 TFLOPS peak performance | ***** 3.7 TFLOPS peak performance | ||
**** [[Radeon RX Vega M GL]] | **** [[Radeon RX Vega M GL]] | ||
***** 20 Compute Units | ***** 20 Compute Units | ||
− | ***** 1,280 Stream processors, 32 pix/clk (ROPs) | + | ***** 1,280 Stream processors, 32 pix/clk (ROPs) |
***** 2.6 TFLOPS peak performance | ***** 2.6 TFLOPS peak performance | ||
Facts about "Kaby Lake G - Cores - Intel"
designer | Intel + and AMD + |
first announced | November 6, 2017 + |
first launched | January 7, 2018 + |
instance of | core + |
isa | x86-64 + |
isa family | x86 + |
main image | + |
main image caption | Package front + |
manufacturer | Intel + and GlobalFoundries + |
microarchitecture | Kaby Lake + |
name | Kaby Lake G + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |