From WikiChip
Hewitt Lake - Cores - Intel
< intel
Revision as of 11:31, 2 April 2019 by David (talk | contribs)

Edit Values
Hewitt Lake
broadwell de (front).png
General Info
DesignerIntel
ManufacturerIntel
IntroductionFebruary 25, 2019 (announced)
April 2, 2019 (launched)
Microarchitecture
ISAx86-64 (x86)
MicroarchitectureBroadwell (Server)
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Succession

Hewitt Lake (HWL) is codename Intel's single-chip dense low-power processors platform based on the Broadwell microarchitecture, serving as a successor to Broadwell DE. Hewitt Lake are aimed at lower power IoT, networking, and dense edge computing.

Hewitt Lake parts are branded as Intel Xeon D-1600 series processors.

Overview

All processors are a single-socket BGA-1667 package, manufacturing on Intel's 14 nm process based on the Broadwell microarchitecture. Hewitt Lake processors are a single-chip solution consisting of just the processor chip itself since they incorporate the chipset along with the microprocessor die in the same package.

Common Features

All models have all the following features in common:

Hewitt Lake SKUs are organized into three groups:

  • Edge Server and Cloud SUKs
  • Integrated QuickAssist Technology - SKUs with Intel's QuickAssist technology enabled. QAT allows for up to 100 Gps of encryption and decryption acceleration.

Additionally, SKUs are suffixed with N or combination of multiple of those options:

  • N - Integrated Ethernet and Intel's QuickAssist technology


Hewitt Lake Processors

New text document.svg This section is empty; you can help add the missing info by editing this page.

See also

arrow up 1.svgPower/Performance

arrow up 1.svgPower/Performance

designerIntel +
first announcedFebruary 25, 2019 +
first launchedApril 2, 2019 +
instance ofcore +
isax86-64 +
isa familyx86 +
main imageFile:broadwell de (front).png +
manufacturerIntel +
microarchitectureBroadwell (Server) +
nameHewitt Lake +
process14 nm (0.014 μm, 1.4e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +