Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "intel/cores/hewitt lake"
(https://www.anandtech.com/show/14003/intel-reveals-name-of-next-generation-xeon-d-hewitt-lake) |
|||
| Line 12: | Line 12: | ||
|predecessor link=intel/cores/skylake de | |predecessor link=intel/cores/skylake de | ||
}} | }} | ||
| − | '''Hewitt Lake''' is codename for [[Intel]]'s single-chip high-performance low-power dense processors platform based on the {{intel|Cascade Lake|l=arch}} microarchitecture, succeeding {{\\| | + | '''Hewitt Lake''' is codename for [[Intel]]'s single-chip high-performance low-power dense processors platform based on the {{intel|Cascade Lake|l=arch}} microarchitecture, succeeding {{\\|Skyake}}. |
{{stub}} | {{stub}} | ||
Revision as of 08:14, 25 February 2019
| Edit Values | |
| Hewitt Lake | |
| General Info | |
| Designer | Intel |
| Manufacturer | Intel |
| Introduction | February 25, 2019 (announced) |
| Microarchitecture | |
| ISA | x86-64 (x86) |
| Word Size | 8 octets 64 bit16 nibbles |
| Succession | |
Hewitt Lake is codename for Intel's single-chip high-performance low-power dense processors platform based on the Cascade Lake microarchitecture, succeeding Skyake.
 |
This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information. |
Facts about "Hewitt Lake - Cores - Intel"
| designer | Intel + |
| first announced | February 25, 2019 + |
| instance of | core + |
| isa | x86-64 + |
| isa family | x86 + |
| manufacturer | Intel + |
| name | Hewitt Lake + |
| word size | 64 bit (8 octets, 16 nibbles) + |
