Editing intel/cores/coffee lake hr

{{intel title|Coffee Lake HR|core}}
{{core
|name=Coffee Lake HR
|image=coffee lake h (front).png
|developer=Intel
|manufacturer=Intel
|first announced=April 23, 2019
|first launched=April 23, 2019
|isa=x86-64
|isa family=x86
|microarch=Coffee Lake
|word=64 bit
|proc=14 nm
|tech=CMOS
|clock min=2,400 MH
|clock max=2,600 MHz
|package module 1={{packages/intel/fcbga-1440}}
|predecessor=Coffee Lake H
|predecessor link=intel/cores/coffee lake h
|successor=Ice Lake H
|successor link=intel/cores/ice lake hr
}}
'''Coffee Lake HR''' ('''CFL-HR''', '''Coffee Lake H Refresh''') is codename for [[Intel]]'s line of performance mobile processors based on the {{intel|Coffee Lake|l=arch}} microarchitecture serving as a successor to {{intel|Coffee Lake H|l=core}}. These chips are primarily targeted towards ultimate mobile performance, mobile workstations, and performance embedded devices. Coffee Lake HR processors are fabricated on Intel's enhanced [[14 nm process]].


== Overview ==
Coffee Lake HR based processors are a 2-chip solution - the [[microprocessor]] and the [[chipset]]. Coffee Lake H are {{intel|FCBGA-1440|BGA-1440}} and use 300-series chipset ({{intel|Platform Controller Hub|HUB}}). The microprocessor is connected to the chipset via 4 of the chip's 20 PCIe lanes using Intel's proprietary {{intel|Direct Media Interface}} 3.0 (DMI 3.0), allowing for 8 GT/s transfer rate per lane.

=== Common Features ===
All Coffee Lake HR processors have the following:

* Dual-channel Memory
** Up to 64 GiB
** Up to DDR4-2666, LPDDR3-2133
* 16x PCIe (4 of the 20 are used by the bus as described above)
* [[quad-core|4]] to [[octa-core|8]] core with 2 threads per core
* Everything up to AVX2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES, AVX, AVX2)
* Graphics
** {{intel|UHD Graphics 630}} ({{intel|Gen9.5|l=arch}} GT2)
** Base frequency of 350 MHz
** Burst frequency of 1.05 - 1.2 GHz

{{clear}}

== Coffee Lake HR Processors ==
<!-- NOTE: 
           This table is generated automatically from the data in the actual articles.
           If a microprocessor is missing from the list, an appropriate article for it needs to be
           created and tagged accordingly.

           Missing a chip? please dump its name here: https://en.wikichip.org/wiki/WikiChip:wanted_chips
-->
{{comp table start}}
<table class="comptable sortable tc5 tc6 tc13 tc14 tc15 tc16 tc17 tc18 tc19">
{{comp table header|main|18:List of Coffee Lake HR Processors}}
{{comp table header|main|10:Main processor|3:Integrated Graphics|6:Features}}
{{comp table header|cols|Launched|Price|Family|Cores|Threads|L3$|%TDP|%Frequency|%Turbo|%TV Boost|Name|%Frequency|%Turbo|ECC|vPro|TSX|TXT|SIPP}}
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Coffee Lake HR]] [[tdp::<64W]]
 |?full page name
 |?model number
 |?first launched
 |?release price
 |?microprocessor family
 |?core count
 |?thread count
 |?l3$ size
 |?tdp
 |?base frequency#GHz
 |?turbo frequency (1 core)#GHz
 |?intel thermal velocity boost#GHz
 |?integrated gpu
 |?integrated gpu base frequency
 |?integrated gpu max frequency
 |?has ecc memory support
 |?has intel vpro technology
 |?has transactional synchronization extensions
 |?has intel trusted execution technology
 |?has intel stable image platform program support
 |format=template
 |template=proc table 3
 |userparam=20:16
 |mainlabel=-
}}
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Coffee Lake HR]]}}
</table>
{{comp table end}}

== See also ==
{{intel coffee lake core see also}}
Has subobject "Has subobject" is a predefined property representing a container construct and is provided by Semantic MediaWiki.	Coffee Lake HR - Cores - Intel#package +
designer	Intel +
first announced	April 23, 2019 +
first launched	April 23, 2019 +
instance of	core +
isa	x86-64 +
isa family	x86 +
main image	+
manufacturer	Intel +
microarchitecture	Coffee Lake +
name	Coffee Lake HR +
package	FCBGA-1440 +
process	14 nm (0.014 μm, 1.4e-5 mm) +
technology	CMOS +
word size	64 bit (8 octets, 16 nibbles) +