From WikiChip
Difference between revisions of "intel/cores/cascade lake sp"
< intel

Line 3: Line 3:
 
|name=Cascade Lake SP
 
|name=Cascade Lake SP
 
|image=skylake sp (basic).png
 
|image=skylake sp (basic).png
|caption=Skylake SP, Regular
 
 
|image 2=skylake-sp (hfi).png
 
|image 2=skylake-sp (hfi).png
 
|caption 2=Skylake SP, with HFI
 
|caption 2=Skylake SP, with HFI
Line 17: Line 16:
 
|proc=14 nm
 
|proc=14 nm
 
|tech=CMOS
 
|tech=CMOS
|package module 1={{packages/intel/fclga-3647}}
+
|package name 1=intel,fclga_3647
 
|predecessor=Skylake SP
 
|predecessor=Skylake SP
 
|predecessor link=intel/cores/skylake sp
 
|predecessor link=intel/cores/skylake sp

Revision as of 14:21, 10 June 2018

Edit Values
Cascade Lake SP
skylake sp (basic).png
skylake-sp (hfi).png
Skylake SP, with HFI
General Info
DesignerIntel
ManufacturerIntel
IntroductionMay 16, 2017 (announced)
Q4, 2018 (launched)
Microarchitecture
ISAx86-64
MicroarchitectureCascade Lake
PlatformPurley
ChipsetLewisburg
Word Size
8 octets
16 nibbles
64 bit
Process14 nm
0.014 μm
1.4e-5 mm
TechnologyCMOS
Packaging
PackageFCLGA-3647 (FCLGA)
Dimension76.16 mm × 56.6 mm
Pitch0.8585 mm × 0.9906 mm
Contacts3647
SocketSocket P, LGA-3647
Succession

Cascade Lake SP (Cascade Lake Scalable Performance) is the code name for Intel's series of server multiprocessors based on the Cascade Lake microarchitecture as part of the Purley platform serving as the successor to Skylake SP. These chips support up to 8-way multiprocessing, up to 28 cores, and incorporate a new AVX512 x86 extension for neural network / deep learning workloads. Cascade Lake SP-based chips are manufactured on an enhanced 14nm++ process and utilize the Lewisburg chipset. Cascade Lake SP-based models are branded as the processor families: Xeon Bronze, Xeon Silver, Xeon Gold, and Xeon Platinum.


Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
chipsetLewisburg +
designerIntel +
first announcedMay 16, 2017 +
first launchedApril 2018 +
instance ofcore +
isax86-64 +
main imageFile:skylake sp (basic).png + and File:skylake-sp (hfi).png +
main image captionSkylake SP, with HFI +
manufacturerIntel +
microarchitectureCascade Lake +
nameCascade Lake SP +
packageFCLGA-3647 +
platformPurley +
process14 nm (0.014 μm, 1.4e-5 mm) +
socketSocket P + and LGA-3647 +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +