From WikiChip
Editing intel/cores/alder lake s

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 78: Line 78:
 
</table>
 
</table>
 
{{comp table end}}
 
{{comp table end}}
 
== Die ==
 
{{main|intel/microarchitectures/alder lake#ADL-S (8P+8E)|l1=Alder Lake § ADL-S (8P+8E) Die}}
 
Alder Lake S (C0) microprocessors are fabricated on [[Intel]]'s [[Intel 7|Intel 7 process]]. This SoC uses a single 215.25 mm² monolithic die which includes both the CPU cores along with the integrated GPU and various other additional components.
 
 
* [[Intel 7|Intel 7 process]]
 
* 10.5 mm x 20.5 mm
 
* 215.25 mm² die size
 
 
 
:[[File:alder lake die 2.png|400px|link=intel/microarchitectures/alder lake#ADL-S (8P+8E)]]
 
  
 
== See also ==
 
== See also ==
 
{{intel alder lake core see also}}
 
{{intel alder lake core see also}}

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
designerIntel +
instance ofcore +
isax86-64 +
isa familyx86 +
manufacturerIntel +
microarchitectureAlder Lake +
nameAlder Lake S +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +