From WikiChip
Difference between revisions of "intel/core i7ee/i7-6950x"
< intel‎ | core i7ee

(Created page with "{{intel title|Core i7-6950X Extreme Edition}} {{mpu | name = Core i7-6950X Extreme Edition | no image = Yes | image = | image size...")
 
Line 67: Line 67:
 
| socket type        = LGA
 
| socket type        = LGA
 
}}
 
}}
The '''Core i7-6950X {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} deca-core top-of-the-line [[MPU]] introduced by [[Intel]] for the enthusiasts market. The i7-6950X is expected to replace the {{\\|i7-5960X}} as Intel's flagship microprocessor based on {{intel|Broadwell}} microarchitecture - also becoming the first consumer-class deca-core microprocessor.
+
The '''Core i7-6950X {{intel|Core i7EE|Extreme Edition}}''' is a {{arch|64}} deca-core top-of-the-line [[MPU]] set to be introduce by [[Intel]] for the enthusiasts market in mid-2016. The i7-6950X is expected to replace the {{\\|i7-5960X}} as Intel's flagship microprocessor based on {{intel|Broadwell}} microarchitecture - also becoming the first consumer-class deca-core microprocessor.
  
  

Revision as of 03:45, 16 April 2016

Template:mpu The Core i7-6950X Extreme Edition is a 64-bit deca-core top-of-the-line MPU set to be introduce by Intel for the enthusiasts market in mid-2016. The i7-6950X is expected to replace the i7-5960X as Intel's flagship microprocessor based on Broadwell microarchitecture - also becoming the first consumer-class deca-core microprocessor.


DIL16 Blank.svg Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release.



Cache

Main article: Broadwell's Cache
Cache Info [Edit Values]
L1I$ 320 KB
"KB" is not declared as a valid unit of measurement for this property.
10x32 KB 8-way set associative (per core)
L1D$ 320 KB
"KB" is not declared as a valid unit of measurement for this property.
10x32 KB 8-way set associative (per core)
L2$ 2.56 MB
"MB" is not declared as a valid unit of measurement for this property.
8x256 KB 8-way set associative (per core)
L3$ 25 MB
"MB" is not declared as a valid unit of measurement for this property.
10x2.5 20-way set associative (shared)

Graphics

This SoC has no integrated graphics processing unit.

Memory controller

Integrated Memory Controller
Type DDR4-2133, DDR4-2400
Controllers 1
Channels 4
ECC Support No

Features

Template:mpu features

See also

l1d$ description8-way set associative +
l1i$ description8-way set associative +
l2$ description8-way set associative +
l3$ description20-way set associative +