From WikiChip
Difference between revisions of "intel/core i7/i7-6600u"
< intel‎ | core i7

m (Bot: Automated text replacement (-\| electrical += Yes +))
Line 1: Line 1:
 
{{intel title|Core i7-6600U}}
 
{{intel title|Core i7-6600U}}
 
{{mpu
 
{{mpu
| name               = Core i7-6600U
+
|name=Core i7-6600U
| no image           = Yes
+
|no image=Yes
| image               =
+
|image=skylake (bga1356).png
| image size          =
+
|designer=Intel
| caption            =  
+
|manufacturer=Intel
| designer           = Intel
+
|model number=i7-6600U
| manufacturer       = Intel
+
|part number=FJ8066201924950
| model number       = i7-6600U
+
|s-spec=SR2F1
| part number         = FJ8066201924950
+
|market=Mobile
| market             = Mobile
+
|first announced=September 1, 2015
| first announced     = September 1, 2015
+
|first launched=September 27, 2015
| first launched     = September 27, 2015
+
|family=Core i7
| last order          =
+
|series=i7-6000
| last shipment      =
+
|locked=Yes
 
+
|frequency=2,600 MHz
| family             = Core i7
+
|turbo frequency1=3,400 MHz
| series             = i7-6600
+
|turbo frequency2=3400 MHz
| locked             = Yes
+
|bus type=OPI
| frequency           = 2600 MHz
+
|bus rate=4 GT/s
| turbo frequency    = Yes
+
|clock multiplier=26
| turbo frequency1   = 3400 MHz
+
|isa=x86-64
| turbo frequency2   = 3400 MHz
+
|isa family=x86
| bus type           = DMI 3.0
+
|microarch=Skylake
| bus speed          =  
+
|core name=Skylake U
| bus rate           = 8.0 GT/s
+
|core family=6
| clock multiplier   = 26
+
|core model=78
| s-spec              = SR2F1
+
|core stepping=D1
| s-spec es          =
+
|process=14 nm
| s-spec qs          =
+
|transistors=1,750,000,000
| cpuid              =
+
|technology=CMOS
 
+
|die area=98.57 mm²
| isa family         = x86
+
|die length=10.3 mm
| isa                = x86-64
+
|die width=9.57 mm
| microarch          = Skylake
+
|mcp=Yes
| platform            =  
+
|die count=2
| core name          = Skylake U
+
|word size=64 bit
| core stepping       = D1
+
|core count=2
| process             = 14 nm
+
|thread count=4
| transistors         =  
+
|max cpus=1
| technology         = CMOS
+
|max memory=32 GiB
| die size            =  
+
|tdp=15 W
| word size           = 64 bit
+
|ctdp down=7.5 W
| core count         = 2
+
|ctdp down frequency=800 MHz
| thread count       = 4
+
|ctdp up=25 W
| max cpus           = 1
+
|ctdp up frequency=2,800 MHz
| max memory         = 32 GiB
+
|temp min=0 °C
 
+
|temp max=100 °C
 
+
|tjunc min=0 °C
| sdp                =
+
|tjunc max=100 °C
| tdp                 = 15 W
+
|tstorage min=-25 °C
| ctdp down           = 7.5 W
+
|tstorage max=125 °C
| ctdp down frequency = 800 MHz
 
| ctdp up             = 25 W
 
| ctdp up frequency   = 2800 MHz
 
| temp max           = 100 °C
 
| temp min           = 0 °C
 
 
 
 
|package module 1={{packages/intel/fcbga-1356}}
 
|package module 1={{packages/intel/fcbga-1356}}
 +
|turbo frequency=Yes
 
}}
 
}}
 
The '''{{intel|Core i7}}-6600U''' is {{arch|64}} mobile x86 microprocessor introduced by [[Intel]] in late 2015. The i7-6600U is fabricated using [[14 nm process]] based on the {{intel|Skylake}} microarchitecture. This chip operates at 2.6 GHz with burst mode of up to 3.4 GHz and has a TDP of 15 W. The 6600U has a configurable TDP of down to 800 MHz at 7.5 W and up to 2800 MHz at 25 W. The i7-6600U incorporates the {{intel|HD Graphics 520}} GPU clocked at 300 MHz with burst mode of up to 1.05 GHz.
 
The '''{{intel|Core i7}}-6600U''' is {{arch|64}} mobile x86 microprocessor introduced by [[Intel]] in late 2015. The i7-6600U is fabricated using [[14 nm process]] based on the {{intel|Skylake}} microarchitecture. This chip operates at 2.6 GHz with burst mode of up to 3.4 GHz and has a TDP of 15 W. The 6600U has a configurable TDP of down to 800 MHz at 7.5 W and up to 2800 MHz at 25 W. The i7-6600U incorporates the {{intel|HD Graphics 520}} GPU clocked at 300 MHz with burst mode of up to 1.05 GHz.

Revision as of 17:37, 3 July 2017

Template:mpu The Core i7-6600U is 64-bit mobile x86 microprocessor introduced by Intel in late 2015. The i7-6600U is fabricated using 14 nm process based on the Skylake microarchitecture. This chip operates at 2.6 GHz with burst mode of up to 3.4 GHz and has a TDP of 15 W. The 6600U has a configurable TDP of down to 800 MHz at 7.5 W and up to 2800 MHz at 25 W. The i7-6600U incorporates the HD Graphics 520 GPU clocked at 300 MHz with burst mode of up to 1.05 GHz.

Cache

Main article: Skylake's Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core)
L1D$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core)
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
2x256 KiB 4-way set associative (per core)
L3$ 4 MiB
4,096 KiB
4,194,304 B
0.00391 GiB
12-way set associative

Graphics

Integrated Graphic Information
GPU Intel HD Graphics 520
Execution Units 24
Displays 3
Frequency 300 MHz
0.3 GHz
300,000 KHz
Max frequency 1050 MHz
1.05 GHz
1,050,000 KHz
Max memory 32 GiB
32,768 MiB
33,554,432 KiB
34,359,738,368 B
Output DisplayPort, Embedded DisplayPort, HDMI, DVI
DirectX 12
OpenGL 4.4
OpenCL 2.1
HDMI 1.4
DP 1.2
eDP 1.3
Max HDMI Res 4096x2160 @24 Hz
Max DP Res 4096x2304 @60 Hz
Max eDP Res 4096x2304 @60 Hz
Intel Quick Sync Video
Intel InTru 3D
Intel Insider
Intel WiDi (Wireless Display)
Intel Clear Video

Memory controller

Integrated Memory Controller
Type DDR3L-1600, LPDDR3-1866, DDR4-2133
Controllers 1
Channels 2
ECC Support No
Max bandwidth 34,100 MB/s
Max memory 32 GiB

Expansions

Template:mpu expansions

Features

Template:mpu features

Facts about "Core i7-6600U - Intel"
has featureintegrated gpu +
integrated gpuIntel HD Graphics 520 +
integrated gpu base frequency300 MHz (0.3 GHz, 300,000 KHz) +
integrated gpu max frequency1,050 MHz (1.05 GHz, 1,050,000 KHz) +
integrated gpu max memory32,768 MiB (33,554,432 KiB, 34,359,738,368 B, 32 GiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ description12-way set associative +
l3$ size4 MiB (4,096 KiB, 4,194,304 B, 0.00391 GiB) +