From WikiChip
Editing intel/core i5
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 68: | Line 68: | ||
== 1st Generation (Westmere) == | == 1st Generation (Westmere) == | ||
− | {{main|intel/microarchitectures/westmere|l1=Westmere Microarchitecture}} | + | {{main|intel/microarchitectures/westmere|l1=Westmere Microarchitecture}} |
+ | {{empty section}} | ||
===== Arrandale Core ===== | ===== Arrandale Core ===== | ||
Line 82: | Line 83: | ||
created and tagged accordingly. | created and tagged accordingly. | ||
− | Missing a chip? please dump its name here: | + | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips |
--> | --> | ||
− | + | <table class="wikitable sortable tc13 tc14 tc15 tc16"> | |
− | <table class=" | + | <tr><th colspan="16" style="background:#D6D6FF;">Arrandale-based Core i5 Microprocessors</th></tr> |
− | + | <tr><th colspan="9">CPU</th><th colspan="3">IGP</th><th colspan="5">Features</th></tr> | |
− | + | <tr><th>Model</th><th>Price</th><th>Launched</th><th>C</th><th>T</th><th>TDP</th><th>Freq</th><th>Turbo</th><th>L3$</th><th>IGP Name</th><th>Frequency</th><th>Turbo</th><th>AES</th><th>TXT</th><th>vPro</th><th>VT-d</th></tr> | |
− | |||
{{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::>19]] | {{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::>19]] | ||
|?full page name | |?full page name | ||
− | |?model number | + | |?model number= |
|?release price | |?release price | ||
|?first launched | |?first launched | ||
Line 97: | Line 97: | ||
|?thread count | |?thread count | ||
|?tdp | |?tdp | ||
− | |?base frequency | + | |?base frequency |
− | |?turbo frequency (1 core) | + | |?turbo frequency (1 core) |
− | |? | + | |?l3$ size |
|?integrated gpu | |?integrated gpu | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
+ | |?has x86 advanced encryption standard instruction set extension | ||
|?has intel trusted execution technology | |?has intel trusted execution technology | ||
− | |? | + | |?has_intel_vpro_technology |
− | |? | + | |?has_intel_vt-d_technology |
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 112: | Line 112: | ||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{ | + | {{table sep|col=16|Ultra-low Power}} |
{{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::<18]] | {{#ask: [[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]] [[tdp::<18]] | ||
|?full page name | |?full page name | ||
− | |?model number | + | |?model number= |
|?release price | |?release price | ||
|?first launched | |?first launched | ||
Line 121: | Line 121: | ||
|?thread count | |?thread count | ||
|?tdp | |?tdp | ||
− | |?base frequency | + | |?base frequency |
− | |?turbo frequency (1 core) | + | |?turbo frequency (1 core) |
− | |? | + | |?l3$ size |
|?integrated gpu | |?integrated gpu | ||
|?integrated gpu base frequency | |?integrated gpu base frequency | ||
|?integrated gpu max frequency | |?integrated gpu max frequency | ||
+ | |?has x86 advanced encryption standard instruction set extension | ||
|?has intel trusted execution technology | |?has intel trusted execution technology | ||
− | |? | + | |?has_intel_vpro_technology |
− | |? | + | |?has_intel_vt-d_technology |
− | |||
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
Line 136: | Line 136: | ||
|mainlabel=- | |mainlabel=- | ||
}} | }} | ||
− | {{ | + | {{table count|col=16|ask=[[Category:microprocessor models by intel]] [[microprocessor family::Core i5]] [[market segment::Mobile||Embedded]] [[core name::Arrandale]]}} |
</table> | </table> | ||
− | |||
== 2nd Generation (Sandy Bridge) == | == 2nd Generation (Sandy Bridge) == |
Facts about "Core i5 - Intel"
designer | Intel + |
first announced | June 17, 2009 + |
first launched | September 2009 + |
full page name | intel/core i5 + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Nehalem +, Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Skylake +, Kaby Lake +, Coffee Lake + and Ice Lake + |
name | Intel Core i5 + |
package | FCBGA-1440 +, FCBGA-1364 +, FCBGA-1288 +, FCBGA-1168 +, FCLGA-1155 +, FCLGA-1151 +, FCLGA-1150 +, FCBGA-1023 +, FCPGA-988 + and FCPGA-946 + |
process | 45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-1151 +, LGA-1150 +, LGA-1155 +, LGA-1156 +, Socket G1 +, Socket G2 + and Socket G3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |