From WikiChip
Difference between revisions of "intel/core i3/i3-6102e"
< intel‎ | core i3

m (Bot: corrected param)
Line 1: Line 1:
 
{{intel title|Core i3-6102E}}
 
{{intel title|Core i3-6102E}}
 
{{mpu
 
{{mpu
| name               = Intel Core i3-6102E
+
|name=Core i3-6102E
| no image           = Yes
+
|no image=Yes
| image               =
+
|image=skylake h (front).png
| image size          =
+
|designer=Intel
| caption            =  
+
|manufacturer=Intel
| designer           = Intel
+
|model number=i3-6102E
| manufacturer       = Intel
+
|part number=CL8066202400105
| model number       = i3-6102E
+
|s-spec=SR2DX
| part number         = CL8066202400105
+
|market=Mobile
| part number 2      =
+
|first announced=October 12, 2015
| part number 3      =
+
|first launched=October 12, 2015
| part number 4      =
+
|family=Core i3
| part number 5      =  
+
|series=i3-6000
| market             = Mobile
+
|locked=Yes
| first announced     = October 12, 2015
+
|frequency=1,900 MHz
| first launched     = October 12, 2015
+
|bus type=DMI 3.0
| last order          =
+
|bus links=4
| last shipment      =
+
|bus rate=8 GT/s
 
+
|clock multiplier=19
| family             = Core i3
+
|isa=x86-64
| series             = 6100
+
|isa family=x86
| locked             = Yes
+
|microarch=Skylake
| frequency         = 1900 MHz
+
|core name=Skylake H
| bus type           = DMI 3.0
+
|core family=6
| bus speed          =  
+
|core model=94
| bus rate           = 8 GT/s
+
|core stepping=R0
| clock multiplier   = 19
+
|process=14 nm
| s-spec            = SR2DX
+
|transistors=1,750,000,000
 
+
|technology=CMOS
| isa family         = x86
+
|die area=98.57 mm²
| isa                = x86-64
+
|die length=10.3 mm
| microarch          = Skylake  
+
|die width=9.57 mm
| platform          =  
+
|word size=64 bit
| core name          = Skylake H
+
|core count=2
| core stepping     = R0
+
|thread count=4
| process           = 14 nm
+
|max cpus=1
| die size          =  
+
|max memory=64 GiB
| word size         = 64 bits
+
|tdp=25 W
| core count         = 2
+
|temp min=0 °C
| thread count       = 4
+
|temp max=100 °C
| max cpus           = 1
+
|tjunc min=0 °C
| max memory         = 64 GiB
+
|tjunc max=100 °C
 
+
|tstorage min=-25 °C
 
+
|tstorage max=125 °C
| sdp                =
+
|package module 1={{packages/intel/fcbga-1440}}
| tdp                 = 25 W
+
|packaging=Yes
| ctdp down          =  
+
|package=FCLGA-1440
| ctdp down frequency =
+
|package type=FCLGA
| ctdp up            =
+
|package pitch=0.65 mm
| ctdp up frequency  =
+
|package size=42 mm x 28 mm
| temp max            = 100 °C
+
|socket=LGA-1440
| temp min            = 0 °C
+
|socket type=LGA
 
 
| packaging           = Yes
 
| package             = FCLGA-1440
 
| package type       = FCLGA
 
| package pitch       = 0.65 mm
 
| package size       = 42 mm x 28 mm
 
| socket             = LGA-1440
 
| socket type         = LGA
 
 
}}
 
}}
 
'''Core i3-6102E''' is a {{arch|64}} [[dual-core]] low-end mobile performance [[microprocessor]] introduced by [[Intel]] late 2015. This processor, which is based on the {{intel|Skylake}} microarchitecture and manufactured in [[14 nm process]], has a base frequency of 1.9 GHz with a TDP of 25 W. This processor incorporates the {{intel|HD Graphics 530}} [[GPU]] clocked at 350 MHz with a max frequency of 950 MHz.
 
'''Core i3-6102E''' is a {{arch|64}} [[dual-core]] low-end mobile performance [[microprocessor]] introduced by [[Intel]] late 2015. This processor, which is based on the {{intel|Skylake}} microarchitecture and manufactured in [[14 nm process]], has a base frequency of 1.9 GHz with a TDP of 25 W. This processor incorporates the {{intel|HD Graphics 530}} [[GPU]] clocked at 350 MHz with a max frequency of 950 MHz.

Revision as of 18:58, 4 July 2017

Template:mpu Core i3-6102E is a 64-bit dual-core low-end mobile performance microprocessor introduced by Intel late 2015. This processor, which is based on the Skylake microarchitecture and manufactured in 14 nm process, has a base frequency of 1.9 GHz with a TDP of 25 W. This processor incorporates the HD Graphics 530 GPU clocked at 350 MHz with a max frequency of 950 MHz.

Cache

Main article: Skylake § Cache
Cache Info [Edit Values]
L1I$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L1D$ 64 KiB
65,536 B
0.0625 MiB
2x32 KiB 8-way set associative (per core, write-back)
L2$ 512 KiB
0.5 MiB
524,288 B
4.882812e-4 GiB
2x256 KiB 4-way set associative (per core, write-back)
L3$ 3 MiB
3,072 KiB
3,145,728 B
0.00293 GiB
shared

Graphics

Integrated Graphic Information
GPU Intel HD Graphics 530
Device ID 0x191B
Displays 3
Frequency 350 MHz
0.35 GHz
350,000 KHz
Max frequency 950 MHz
0.95 GHz
950,000 KHz
Max memory 64 GiB
65,536 MiB
67,108,864 KiB
68,719,476,736 B
Output DisplayPort, Embedded DisplayPort, HDMI, DVI
DirectX 12
OpenGL 4.4
OpenCL 2.0
HDMI 1.4a
DP 1.2
eDP 1.3
Max HDMI Res 4096x2304 @24 Hz
Max DP Res 4096x2304 @60 Hz
Max eDP Res 4096x2304 @60 Hz
Intel Quick Sync Video
Intel InTru 3D
Intel Insider
Intel WiDi (Wireless Display)
Intel Clear Video

Memory controller

Integrated Memory Controller
Type DDR3L-1600, LPDDR3-1866, DDR4-2133
Controllers 1
Channels 2
ECC Support Yes
Max bandwidth 34.1 GB/s
Max memory 64 GiB

Expansions

Template:mpu expansions

Features

Template:mpu features

Facts about "Core i3-6102E - Intel"
device id0x191B +
has featureintegrated gpu +
integrated gpuIntel HD Graphics 530 +
integrated gpu base frequency350 MHz (0.35 GHz, 350,000 KHz) +
integrated gpu max frequency950 MHz (0.95 GHz, 950,000 KHz) +
integrated gpu max memory65,536 MiB (67,108,864 KiB, 68,719,476,736 B, 64 GiB) +
l1d$ description8-way set associative +
l1d$ size64 KiB (65,536 B, 0.0625 MiB) +
l1i$ description8-way set associative +
l1i$ size64 KiB (65,536 B, 0.0625 MiB) +
l2$ description4-way set associative +
l2$ size0.5 MiB (512 KiB, 524,288 B, 4.882812e-4 GiB) +
l3$ descriptionshared +
l3$ size3 MiB (3,072 KiB, 3,145,728 B, 0.00293 GiB) +