From WikiChip
Editing intel/core i3
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 368: | Line 368: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable | + | <table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19"> |
<tr class="comptable-header"><th> </th><th colspan="12">List of Kaby Lake-based Core i3 Mobile Processors</th></tr> | <tr class="comptable-header"><th> </th><th colspan="12">List of Kaby Lake-based Core i3 Mobile Processors</th></tr> | ||
− | <tr class="comptable-header"><th> </th><th colspan=" | + | <tr class="comptable-header"><th> </th><th colspan="8">Main processor</th><th colspan="3">IGP</th></tr> |
− | {{comp table header 1|cols=Price, Process, Launched, | + | {{comp table header 1|cols=Price, Process, Launched, C, T, Freq, TDP, Max Mem, Name, Freq, Turbo Freq}} |
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Core i3]] [[microarchitecture::Kaby Lake]] [[market segment::Mobile]] | {{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Core i3]] [[microarchitecture::Kaby Lake]] [[market segment::Mobile]] | ||
|?full page name | |?full page name | ||
Line 380: | Line 380: | ||
|?core count | |?core count | ||
|?thread count | |?thread count | ||
− | |||
|?base frequency#GHz | |?base frequency#GHz | ||
|?tdp | |?tdp | ||
Line 386: | Line 385: | ||
|?integrated gpu | |?integrated gpu | ||
|?integrated gpu base frequency#MHz | |?integrated gpu base frequency#MHz | ||
− | |?integrated gpu max frequency# | + | |?integrated gpu max frequency#GHz |
|format=template | |format=template | ||
|template=proc table 3 | |template=proc table 3 | ||
− | |userparam= | + | |userparam=13 |
|mainlabel=- | |mainlabel=- | ||
}} | }} |
Facts about "Core i3 - Intel"
designer | Intel + |
first announced | June 17, 2009 + |
first launched | January 4, 2010 + |
full page name | intel/core i3 + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Skylake +, Kaby Lake +, Coffee Lake + and Ice Lake + |
name | Intel Core i3 + |
package | FCLGA-1168 +, FCLGA-1150 +, FCLGA-1155 +, FCLGA-1156 +, FCBGA-1288 +, FCBGA-1023 + and FCPGA-988 + |
process | 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-1151 +, LGA-1150 +, LGA-1155 +, LGA-1156 +, Socket G1 +, Socket G2 + and Socket G3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |