From WikiChip
View source for intel/core i3
The edit could not be undone due to conflicting intermediate edits.
You do not have permission to edit this page, for the following reason:
You can view and copy the source of this page.
Templates used on this page:
- Template:!- (edit)
- Template:Problem Box (edit)
- Template:comma2 (edit)
- Template:comp table count (edit)
- Template:comp table end (edit)
- Template:comp table header (edit)
- Template:comp table header 1 (edit)
- Template:comp table start (edit)
- Template:empty section (view source) (protected)
- Template:ic family (edit)
- Template:intel (view source) (protected)
- Template:intel core see also (edit)
- Template:intel title (view source) (protected)
- Template:istrue (view source) (protected)
- Template:link-intel (view source) (protected)
- Template:link-packages (edit)
- Template:link-x86 (view source) (protected)
- Template:main (view source) (protected)
- Template:packages (edit)
- Template:proc table 2 (view source) (protected)
- Template:proc table 3 (view source) (protected)
- Template:see also (edit)
- Template:url parse anchor (view source) (protected)
- Template:url parse article (view source) (protected)
- Template:x86 (view source) (protected)
- Module:comptable (view source)
Return to intel/core i3.
Facts about "Core i3 - Intel"
designer | Intel + |
first announced | June 17, 2009 + |
first launched | January 4, 2010 + |
full page name | intel/core i3 + |
instance of | microprocessor family + |
instruction set architecture | IA-32 + and x86-64 + |
main designer | Intel + |
manufacturer | Intel + |
microarchitecture | Westmere +, Sandy Bridge +, Ivy Bridge +, Haswell +, Broadwell +, Skylake +, Kaby Lake +, Coffee Lake + and Ice Lake + |
name | Intel Core i3 + |
package | FCLGA-1168 +, FCLGA-1150 +, FCLGA-1155 +, FCLGA-1156 +, FCBGA-1288 +, FCBGA-1023 + and FCPGA-988 + |
process | 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) + |
socket | LGA-1151 +, LGA-1150 +, LGA-1155 +, LGA-1156 +, Socket G1 +, Socket G2 + and Socket G3 + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |