Editing intel/atom

{{intel title|Atom}}
{{ic family
| title             = Intel Atom
| image             = intel atom (2015).png
| image size        = 150px
| caption           = Intel Atom (2015 logo)
| developer         = Intel
| manufacturer      = Intel
| type              = system on chips
| type 2            = microprocessors
| first announced   = March 2, 2008
| first launched    = April 2, 2008
| isa               = IA-32
| isa 2             = x86-64
| microarch         = Bonnell
| microarch 2       = 
| microarch 3       = 
| word              = 32
| word 2            = 64
| proc              = 45 nm
| proc 2            = 32 nm
| proc 3            = 22 nm
| proc 4            = 14 nm
| tech              = CMOS
| clock min         = 500 MHz
| clock max         = 2400 MHz
| package           = FCBGA-437
| package 2         = PBGA-441
| socket            = BGA
}}
'''Atom''' is an family of [[ultra-low-voltage microprocessor|ultra-low-voltage]] {{arch|32|32}} and {{arch|64}} [[microprocessor]]s and [[system on chip]]s designed by [[Intel]] since 2008.

== Models ==
=== Bonnell ===
{{main|intel/microarchitectures/bonnell|l1=Bonnell Microarchitecture}}
'''Bonnell''' was the first microarchitecture designed specifically for the ultra-low power microprocessor market. Introduced in 2008, it featured fully [[x86]]-compatible cores with a TDP of only 500 mW to 2 W, less than any other x86 processor available at the time. Bonnell's low-power came from its simplicity, being an [[in-order]] dual-issue pipelined CPU. All Bonnell-based processors were manufactured on Intel's [[45 nm process]].

==== Silverthorne (MIDs, 1st Gen) ====
[[File:intel atom logo (2008-2009).png|right|100px]]
{{see also|intel/cores/silverthorne|l1=Silverthorne Core}}
The first series of Bonnell processors were introduced during the [[2008]] Intel Developer Forum (IDF) in Shanghai, China. Those {{arch|32}} processors were based on the {{intel|Silverthorne|l=core}} core which were designed for the [[Mobile Internet Devices]] (MID) market. Silverthorne processors have 56 [[KiB]] of L1$ and 512 KiB of L2. Silverthorne has support for the traditional [[GTL|AGTL+]]-based [[FSB]] as well as a new low power [[CMOS]] FSB specifically introduced to reduce power.

Silverthorne chips consist of 47 million [[transistors]] on a 24.2 mm² die. All processors are a [[single core]]. Additionally all models support every [[x86]] extension up to {{intel|SSSE3}} ({{intel|SMM}}, {{intel|FPU}}, {{intel|NX}}, {{intel|MMX}}, {{intel|SSE}}, {{intel|SSE2}}, {{intel|SSE3}}, {{intel|SSSE3}}). The original series of chips that were introduced in 2008 featured a tiny {{intel|FCBGA-437}} package measuring just 13 mm x 14 mm. Intel introduced a set of new models in a much bigger 22x22 mm² {{intel|FCBGA-441}} package. Models ending in ''P'' use those large packages. A couple of models (those ending with 'T') also support industrial temperature ranges.

Silverthorne chips have an incredibly simple design featuring only the CPU itself on-die. The [[southbridge]] and [[northbridge]] are integrated on a secondary {{intel|Poulsbo|l=chipset}} chipset which features the [[memory controller]], an [[integrated graphics]], and the various [[I/O]] ports.
<!-- NOTE: 
           This table is generated automatically from the data in the actual articles.
           If a microprocessor is missing from the list, an appropriate article for it needs to be
           created and tagged accordingly.

           Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
-->
{{comp table start}}
<table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19 tc20 tc21 tc22">
<tr class="comptable-header"><th>&nbsp;</th><th colspan="20">List of Silverthorne-based Atom Processors</th></tr>
<tr class="comptable-header"><th>&nbsp;</th><th colspan="8">Main processor</th><th colspan="2">Bus</th><th colspan="3">Features</th></tr>
{{comp table header 1|cols=Price, Process, Launched, C, T, Freq, TDP, SDP, Speed, Rate, Package, {{intel|Hyper-Threading|HT}}, VT-x}}
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Atom]] [[core name::Silverthorne]]
 |?full page name
 |?model number
 |?release price
 |?process
 |?first launched
 |?core count
 |?thread count
 |?base frequency#GHz
 |?tdp#mW
 |?sdp#mW
 |?bus speed
 |?bus rate
 |?package
 |?has simultaneous multithreading
 |?has intel vt-x technology
 |format=template
 |template=proc table 3
 |userparam=15:14
 |mainlabel=-
}}
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[microprocessor family::Atom]] [[core name::Silverthorne]]}}
</table>
{{comp table end}}

==== Lincroft (MIDs, 2nd Gen) ====
{{see also|intel/cores/lincroft|l1=Lincroft Core}}
Lincroft is the second generation {{intel|Bonnell|l=arch}}-based models, a successor to {{intel|Silverthorne|l=core}}. Lincroft is drastically different to Silverthorne. It's a complete [[system on a chip]] solution, incorporating most of the functionality of the chipset on-die, including the [[memory controller]], [[display controller]], and [[integrated graphics]]. Lincroft, along with the {{intel|Moorestown|l=platform}}, models were introduced on May 4, 2010.

Lincroft SoCs where also fabricated on a [[45 nm process]] but incorporate a large part of the southbridge. For those reasons the die is considerably larger, 65.25 mm² incorporating 140,000,000 transistors. As with Silverthorne, all models support every [[x86]] extension up to {{intel|SSSE3}} ({{intel|SMM}}, {{intel|FPU}}, {{intel|NX}}, {{intel|MMX}}, {{intel|SSE}}, {{intel|SSE2}}, {{intel|SSE3}}, {{intel|SSSE3}}). Lincroft integrates the same [[Imagination Technologies]] {{imgtec|PowerVR}} {{imgtec|SGX 535}} [[IGP]] as Silverthorne but operating at double the frequency. Lincroft chips are packaged in an {{intel|FCBGA-518}}.

In mid-2011 Intel introduce a number of new chips, as part of the {{intel|Oak Trail}} platform, utilizing the SM35 Express chipset.

==== Diamondville (Nettops) ====
{{see also|intel/cores/diamondville|l1=Diamondville Core}}
Diamondville-based processors were introduced in mid-[[2008]]. Those [[single-core]] chips were designed for more complex devices such as light-weight notebooks and various nettops. One [[dual-core]] model was also introduced which featured two identical Diamondville in a single package. Diamondville processors  have 56 [[KiB]] of L1$ and 512 KiB of L2 (twice as much for the dual-core variant).

Diamondville chips consist of 47 million [[transistors]] on a 25.96 mm² die. All processors are a [[single core]] (except for the {{\\|330}} which features two {{\\|230}} dies). Additionally all models support every [[x86]] extension up to {{intel|SSSE3}} ({{intel|SMM}}, {{intel|FPU}}, {{intel|NX}}, {{intel|MMX}}, {{intel|SSE}}, {{intel|SSE2}}, {{intel|SSE3}}, {{intel|SSSE3}}). These chips utilize the bigger 22x22 mm² {{intel|FCBGA-441}} package.

As with the Silverthorne chips, Diamondville models only incorporate the CPU therefore they must make use of the {{intel|Calistoga|l=chipset}} chipset for the [[memory controller]], [[integrated graphics]], and [[I/O]] functionality.
<!-- NOTE: 
           This table is generated automatically from the data in the actual articles.
           If a microprocessor is missing from the list, an appropriate article for it needs to be
           created and tagged accordingly.

           Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
-->
{{comp table start}}
<table class="comptable sortable tc13 tc14 tc15 tc16 tc17 tc18 tc19 tc20 tc21 tc22">
<tr class="comptable-header"><th>&nbsp;</th><th colspan="20">List of Diamondville-based Atom Processors</th></tr>
<tr class="comptable-header"><th>&nbsp;</th><th colspan="8">Main processor</th><th colspan="2">Bus</th><th colspan="4">Features</th></tr>
{{comp table header 1|cols=Family, Price, Process, Launched, C, T, Freq, TDP, Speed, Rate, Package, ISA, EIST, {{intel|Hyper-Threading|HT}}}}
{{#ask: [[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Diamondville||Diamondville-SC||Diamondville-DC]]
 |?full page name
 |?model number
 |?microprocessor family
 |?release price
 |?process
 |?first launched
 |?core count
 |?thread count
 |?base frequency#GHz
 |?tdp#W
 |?bus speed
 |?bus rate
 |?package
 |?isa
 |?has intel enhanced speedstep technology
 |?has simultaneous multithreading
 |format=template
 |template=proc table 3
 |userparam=16:15
 |mainlabel=-
}}
{{comp table count|ask=[[Category:microprocessor models by intel]] [[instance of::microprocessor]] [[core name::Diamondville||Diamondville-SC||Diamondville-DC]]}}
</table>
{{comp table end}}
=== Silvermont ===
{{main|intel/microarchitectures/silvermont|l1=Silvermont Microarchitecture}}
Introduced in 2013, Silvermont-based processors are manufactured on a [[22 nm process]] and introduced OoOE to the Atom line of cores.

=== Goldmont ===
{{main|intel/microarchitectures/goldmont|l1=Goldmont Microarchitecture}}
Introduced in late 2016, Goldmont-based processors which are manufactured on a [[14 nm process]] and provider considerable improvement in performance, power, and capabilities over its predecessors. Goldmont also doubled the highest count of integrated ultra-low power cores.

==== Denverton (Servers) ====
[[File:atom c3000.png|right|200px]]
{{see also|intel/cores/denverton|l1=Denverton Core}}
Denverton-based chips are a complete [[system on a chip]] for dense ultra-low power servers, network devices, storage, and [[internet of things]] (IoT). Manufactured on a [[14 nm process]], those chips over up to double the cores as the previous generation as well as higher integration and more I/O capabilities. Models support up to dual-channel DDR4 ECC memory and either 128 GiB or 256 GiB of memory. All models support everything up to SSE4.2 (SMM, FPU, NX, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, AES) as well as {{intel|VT-x}}, {{intel|VT-d}}, {{intel|EPT}}, and {{intel|Secure Boot}}. Models vary from [[2 cores]] up to [[16 cores]] and without {{intel|Hyper-Threading}} support. Those SoCs come with 6 to 20 High-Speed Input/Output (HSIO) lanes which are highly configurable lanes that allow their intended purpose (e.g., SATA, PCIe, USB) to be setup by the user in the BIOS. The exact amount of each that can be allocated is model-dependent. Additionally, each model have two to four dedicated integrated Ethernet adapters supporting up 10 GbE. Depending on the exact model, some also have integrated {{intel|QuickAssist Technology}} which offers the ability to off-load cryptography and compression tasks to a separate dedicated engine on-die.

<!-- NOTE: 
           This table is generated automatically from the data in the actual articles.
           If a microprocessor is missing from the list, an appropriate article for it needs to be
           created and tagged accordingly.

           Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips
-->
{{comp table start}}
<table class="comptable sortable tc6 tc7 tc8 tc15 tc16 tc17 tc18 tc19 tc20 tc21">
<tr class="comptable-header"><th>&nbsp;</th><th colspan="20">List of Denverton Processors</th></tr>
<tr class="comptable-header"><th>&nbsp;</th><th colspan="9">Main processor</th><th colspan="2">Cache</th><th colspan="2">Memory</th><th colspan="4">Configurable I/O</th><th colspan="3">Feature Diff</th></tr>
{{comp table header 1|cols=Price, Family, Process, Launched, Cores, Threads, %TDP, %Frequency, %Turbo, %L1, %L2, Memory Type, Max Mem, HS I/O, PCIe, USB, SATA, ECC, {{intel|Turbo Boost|TBT}}, {{intel|quickassist technology|QAT}}}}
<tr class="comptable-header comptable-header-sep"><th>&nbsp;</th><th colspan="20">Server and Cloud Storage SKUs</th></tr>
{{#ask: [[Category:microprocessor models by intel]] [[core name::Denverton]] [[part of::Server and Cloud Storage SKUs]]
 |?full page name
 |?model number
 |?release price
 |?microprocessor family
 |?process
 |?first launched
 |?core count
 |?thread count
 |?tdp
 |?base frequency
 |?turbo frequency (1 core)
 |?l1$ size#KiB
 |?l2$ size
 |?supported memory type
 |?max memory#GiB
 |?max hsio lanes
 |?Has subobject.max pcie lanes
 |?max usb ports
 |?max sata ports
 |?has ecc memory support
 |?has intel turbo boost technology 2 0
 |?has integrated intel quickassist technology
 |format=template
 |template=proc table 3
 |userparam=22:20
 |mainlabel=-
 |valuesep=,
}}
<tr class="comptable-header comptable-header-sep"><th>&nbsp;</th><th colspan="20">Network and Enterprise Storage SKUs</th></tr>
{{#ask: [[Category:microprocessor models by intel]] [[core name::Denverton]] [[part of::Network and Enterprise Storage SKUs]]
 |?full page name
 |?model number
 |?release price
 |?microprocessor family
 |?process
 |?first launched
 |?core count
 |?thread count
 |?tdp
 |?base frequency
 |?turbo frequency (1 core)
 |?l1$ size#KiB
 |?l2$ size
 |?supported memory type
 |?max memory#GiB
 |?max hsio lanes
 |?Has subobject.max pcie lanes
 |?max usb ports
 |?max sata ports
 |?has ecc memory support
 |?has intel turbo boost technology 2 0
 |?has integrated intel quickassist technology
 |format=template
 |template=proc table 3
 |userparam=22:20
 |mainlabel=-
 |valuesep=,
}}
<tr class="comptable-header comptable-header-sep"><th>&nbsp;</th><th colspan="20">Internet of Things and eTEMP SKUs</th></tr>
{{#ask: [[Category:microprocessor models by intel]] [[core name::Denverton]] [[part of::Internet of Things and eTEMP SKUs]]
 |?full page name
 |?model number
 |?release price
 |?microprocessor family
 |?process
 |?first launched
 |?core count
 |?thread count
 |?tdp
 |?base frequency
 |?turbo frequency (1 core)
 |?l1$ size#KiB
 |?l2$ size
 |?supported memory type
 |?max memory#GiB
 |?max hsio lanes
 |?Has subobject.max pcie lanes
 |?max usb ports
 |?max sata ports
 |?has ecc memory support
 |?has intel turbo boost technology 2 0
 |?has integrated intel quickassist technology
 |format=template
 |template=proc table 3
 |userparam=22:20
 |mainlabel=-
 |valuesep=,
}}
{{comp table count|col=20|ask=[[Category:microprocessor models by intel]][[core name::Denverton]]}}
</table>
{{comp table end}}

<!--
=== Microprocessors ===
* {{intel|Atom 230|Atom 230 Series}}, 2008
* {{intel|Atom 330|Atom 330 Series}}, 2008
* {{intel|Atom N200|Atom 230 Series}}, 2008
* {{intel|Atom Z500|Atom Z500 Series}}, 2008
* {{intel|Atom D400|Atom D400 Series}}, 2010
* {{intel|Atom D500|Atom D500 Series}}, 2010
* {{intel|Atom E620|Atom E620 Series}}, 2010
* {{intel|Atom N400|Atom N400 Series}}, 2010
* {{intel|Atom N500|Atom N500 Series}}, 2010
* {{intel|Atom Z600|Atom Z600 Series}}, 2010
* {{intel|Atom D2000|Atom D2000 Series}}, 2011
* {{intel|Atom N2000|Atom N2000 Series}}, 2011
* {{intel|Atom S1000|Atom S1000 Series}}, 2012
* {{intel|Atom C2000|Atom C2000 Series}}, 2013
* {{intel|Atom E3000|Atom E3000 Series}}, 2013
* {{intel|Atom Z3000|Atom Z3000 Series}}, 2013

=== System on a chip ===
* {{intel|Atom Z2000|Atom Z2000 Series}}, 2012
* {{intel|Atom Z3000|Atom Z3000 Series}}, 2013-->

=== SoCs ===
* {{intel|Atom x3}}, 2015
* {{intel|Atom x5}}, 2015
* {{intel|Atom x7}}, 2015

== Microarchitectures ==
{| class="wikitable"
|-
! T/T !! Process !! µarch !! Intro Date !! Cores
|-
| Tick || rowspan="2" | [[45 nm]] || rowspan="2" | {{intel|Bonnell}} || 2008 || {{intel|Silverthorne}}, {{intel|Diamondville}}
|-
| Tock || 2010 || {{intel|Lincroft}}, {{intel|Pineview}}, {{intel|Tunnel Creek}}, {{intel|Stellarton}}, {{intel|Sodaville}}, {{intel|Groveland}}
|-
| Tick || [[32 nm]] || {{intel|Saltwell}} || 2011 || {{intel|Clover Trail}}, {{intel|Cedar Trail}}
|-
| Tick || [[22 nm]] || {{intel|Silvermont}} || 2013 || {{intel|Bay Trail}}
|-
| Tock || rowspan="2" | [[14 nm]] || {{intel|Airmont}} ||2015 || {{intel|Cherry Trail}}, {{intel|Braswell}}
|-
| Tick || {{intel|Goldmont}} || 2016 ||
|}
designer	Intel +
first announced	March 2, 2008 +
first launched	April 2, 2008 +
full page name	intel/atom +
instance of	system on a chip family + and microprocessor family +
instruction set architecture	IA-32 + and x86-64 +
main designer	Intel +
manufacturer	Intel +
microarchitecture	Bonnell +
name	Intel Atom +
package	FCBGA-437 + and PBGA-441 +
process	45 nm (0.045 μm, 4.5e-5 mm) +, 32 nm (0.032 μm, 3.2e-5 mm) +, 22 nm (0.022 μm, 2.2e-5 mm) + and 14 nm (0.014 μm, 1.4e-5 mm) +
socket	BGA +
technology	CMOS +
word size	32 bit (4 octets, 8 nibbles) + and 64 bit (8 octets, 16 nibbles) +