From WikiChip
Difference between revisions of "intel"

(List of microarchitectures)
(List of microarchitectures)
(28 intermediate revisions by 5 users not shown)
Line 109: Line 109:
 
| count = 1
 
| count = 1
 
|
 
|
* {{intel|MCS-8/ISA|MCS-8 (8008)}}
+
* {{\\|MCS-8/ISA|MCS-8 (8008)}}
 +
* [[x86]]
 +
* {{\\|Configurable Spatial Accelerator}} (CSA)
 
}}
 
}}
  
Line 125: Line 127:
 
* {{intel|NetBurst|l=arch}}
 
* {{intel|NetBurst|l=arch}}
 
* {{intel|Enhanced NetBurst|l=arch}}
 
* {{intel|Enhanced NetBurst|l=arch}}
* {{intel|Core|l=arch}}
+
}}
* {{intel|Penryn|l=arch}}
+
 
* {{intel|Nehalem|l=arch}}
+
 
* {{intel|Westmere|l=arch}}
+
{{collist
* {{intel|Sandy Bridge|l=arch}}
+
| count = 4
* {{intel|Ivy Bridge|l=arch}}
+
| style= margin-left: 20px;
* {{intel|Haswell|l=arch}}
+
|
* {{intel|Broadwell|l=arch}}
+
'''Client SoC:'''
* Skylake ({{intel|Skylake|client}}, {{intel|Skylake (server)|server}})
+
* {{intel|Core (client)|l=arch}}
 +
* {{intel|Penryn (client)|l=arch}}
 +
* {{intel|Nehalem (client)|l=arch}}
 +
* {{intel|Westmere (client)|l=arch}}
 +
* {{intel|Sandy Bridge (client)|l=arch}}
 +
* {{intel|Ivy Bridge (client)|l=arch}}
 +
* {{intel|Haswell (client)|l=arch}}
 +
* {{intel|Broadwell (client)|l=arch}}
 +
* {{intel|Skylake (client)|l=arch}}
 
* {{intel|Kaby Lake|l=arch}}
 
* {{intel|Kaby Lake|l=arch}}
 
* {{intel|Coffee Lake|l=arch}}
 
* {{intel|Coffee Lake|l=arch}}
 
* {{intel|Whiskey Lake|l=arch}}
 
* {{intel|Whiskey Lake|l=arch}}
 +
* {{intel|Amber Lake|l=arch}}
 +
* {{intel|Comet Lake|l=arch}}
 +
* {{intel|Rocket Lake|l=arch}}
 +
* {{intel|Cannon Lake|l=arch}} ("Skymont")
 +
* {{intel|Ice Lake (client)|l=arch}}
 +
* {{intel|Tiger Lake|l=arch}}
 +
* {{intel|Alder Lake|l=arch}}
 +
* {{intel|Meteor Lake|l=arch}}
 +
}}
 +
 +
 +
{{collist
 +
| count = 4
 +
| style= margin-left: 20px;
 +
|
 +
'''Server SoC:'''
 +
* {{intel|Core (server)|l=arch}}
 +
* {{intel|Penryn (server)|l=arch}}
 +
* {{intel|Nehalem (server)|l=arch}}
 +
* {{intel|Westmere (server)|l=arch}}
 +
* {{intel|Sandy Bridge (server)|l=arch}}
 +
* {{intel|Ivy Bridge (server)|l=arch}}
 +
* {{intel|Haswell (server)|l=arch}}
 +
* {{intel|Broadwell (server)|l=arch}}
 +
* {{intel|Skylake (server)|l=arch}}
 
* {{intel|Cascade Lake|l=arch}}
 
* {{intel|Cascade Lake|l=arch}}
* {{intel|Cannon Lake|l=arch}} ("Skymont")
+
* {{intel|Cooper Lake|l=arch}}
* {{intel|Ice Lake|l=arch}}
+
* {{intel|Ice Lake (server)|l=arch}}
* {{intel|Tigerlake|l=arch}}
 
 
* {{intel|Sapphire Rapids|l=arch}}
 
* {{intel|Sapphire Rapids|l=arch}}
 
* {{intel|Granite Rapids|l=arch}}
 
* {{intel|Granite Rapids|l=arch}}
* {{intel|Alder Lake|l=arch}}
 
* {{intel|Anderson Lake|l=arch}}
 
 
}}
 
}}
'''ULP ([[x86]]):'''
+
 
 +
 
 +
{{collist
 +
| count = 4
 +
| style= margin-left: 20px;
 +
|
 +
'''Networking SoC:'''
 +
* {{intel|Snow Ridge|l=arch}}
 +
* {{intel|Tanner Ridge|l=arch}}
 +
}}
 +
 
 +
 
 +
{{collist
 +
| count = 4
 +
| style= margin-left: 20px;
 +
|
 +
'''High-Perf (Big Cores):'''
 +
* {{intel|Palm Cove|l=arch}}
 +
* {{intel|Sunny Cove|l=arch}}
 +
* {{intel|Willow Cove|l=arch}}
 +
* {{intel|Golden Cove|l=arch}}
 +
* {{intel|Ocean Cove|l=arch}}
 +
}}
 +
 
 +
 
 
{{collist
 
{{collist
| count = 2
+
| count = 4
 +
| style= margin-left: 20px;
 
|
 
|
 +
'''High-Efficiency (Small Cores)'''
 
* {{intel|Bonnell|l=arch}}
 
* {{intel|Bonnell|l=arch}}
 
* {{intel|Saltwell|l=arch}}
 
* {{intel|Saltwell|l=arch}}
Line 156: Line 214:
 
* {{intel|Goldmont|l=arch}}
 
* {{intel|Goldmont|l=arch}}
 
* {{intel|Goldmont Plus|l=arch}}
 
* {{intel|Goldmont Plus|l=arch}}
 +
* {{intel|Tremont|l=arch}}
 
}}
 
}}
 +
 
'''MCU:'''
 
'''MCU:'''
 
{{collist
 
{{collist
Line 163: Line 223:
 
* {{intel|Lakemont|l=arch}}
 
* {{intel|Lakemont|l=arch}}
 
}}
 
}}
 +
 
'''ULP ([[ARM]]):'''
 
'''ULP ([[ARM]]):'''
 
{{collist
 
{{collist
Line 174: Line 235:
 
* Continued by [[Marvell]] ..
 
* Continued by [[Marvell]] ..
 
}}
 
}}
 +
 +
 
'''Server (EPIC) ([[Itanium]]):'''
 
'''Server (EPIC) ([[Itanium]]):'''
 
{{collist
 
{{collist
Line 194: Line 257:
 
* {{intel|Kittson|l=arch}}
 
* {{intel|Kittson|l=arch}}
 
}}
 
}}
'''{{intel|MIC Architectures}}:'''
+
'''[[Many-core]]:'''
 +
{{collist
 +
| count = 2
 +
| style= margin-left: 20px;
 +
|
 +
'''Early Research:'''
 +
* {{intel|Polaris|l=arch}}
 +
* {{intel|Larrabee|l=arch}}
 +
* {{intel|Rock Creek|l=arch}}
 +
}}
 +
{{clear}}
 
{{collist
 
{{collist
 
| count = 3
 
| count = 3
 +
| style= margin-left: 20px;
 
|
 
|
* {{intel|Larrabee|l=arch}}
+
'''{{intel|MIC Architectures}}:'''
* {{intel|Knights Ferry|l=arch}}
+
* {{intel|Knights Ferry|l=arch}} (Aubrey Isle)
* {{intel|Knights Corner|l=arch}}
+
* {{intel|Knights Corner|l=arch}} (Angel Isle)
 
* {{intel|Knights Landing|l=arch}}
 
* {{intel|Knights Landing|l=arch}}
 
* {{intel|Knights Mill|l=arch}}
 
* {{intel|Knights Mill|l=arch}}
Line 206: Line 280:
 
* {{intel|Knights Peak|l=arch}}
 
* {{intel|Knights Peak|l=arch}}
 
}}
 
}}
 +
'''Heterogeneous:'''
 +
{{collist
 +
| count = 1
 +
|
 +
* {{intel|Lakefield|l=arch}}
 +
}}
 +
 +
 
'''GPU:'''
 
'''GPU:'''
 
{{collist
 
{{collist
 
| count = 3
 
| count = 3
| width = 500px
+
| style= margin-left: 20px;
 
|
 
|
 +
'''Integrated:'''
 
* {{intel|Gen1|l=arch}}
 
* {{intel|Gen1|l=arch}}
 
* {{intel|Gen2|l=arch}}
 
* {{intel|Gen2|l=arch}}
Line 227: Line 310:
 
* {{intel|Gen11|l=arch}}
 
* {{intel|Gen11|l=arch}}
 
* {{intel|Gen12|l=arch}}
 
* {{intel|Gen12|l=arch}}
 +
}}
 +
{{clear}}
 +
{{collist
 +
| count = 1
 +
| style= margin-left: 20px;
 +
|
 +
'''Discrete:'''
 +
* {{intel|Arctic Sound|l=arch}}
 +
* {{intel|Jupiter Sound|l=arch}}
 
}}
 
}}
  
Line 239: Line 331:
 
'''Quantum:'''
 
'''Quantum:'''
 
* {{intel|Surface-17}}
 
* {{intel|Surface-17}}
 +
* {{intel|Tangle Lake}}
 
'''RAM:'''
 
'''RAM:'''
 
* {{intel|3101}}
 
* {{intel|3101}}
 
* {{intel|1103}}
 
* {{intel|1103}}
 +
}}
 +
 +
== Architectural Concepts ==
 +
{{collist
 +
| count = 1
 +
|
 +
* {{\\|Mesh Interconnect Architecture}}
 +
* {{\\|Ring Interconnect Architecture}}
 
}}
 
}}
  
Line 275: Line 376:
 
|
 
|
 
* {{\\|Dynamic Tuning}}
 
* {{\\|Dynamic Tuning}}
 +
* {{\\|Hyper Scaling}}
 +
* {{\\|Speed Select Technology}} (SST)
 
* {{\\|Turbo Boost Technology}} (TBT)
 
* {{\\|Turbo Boost Technology}} (TBT)
 +
* {{\\|Thermal Velocity Boost}} (TVB)
 +
* {{\\|DL Boost}}
 +
}}
 +
 +
== Packaging Technologies ==
 +
{{collist
 +
| count = 2
 +
|
 +
* {{\\|Foveros}}
 +
* {{\\|EMIB}}
 
}}
 
}}
  

Revision as of 14:24, 4 June 2019

Intel
Intel-logo.svg
Type Public
Founded July 18, 1968
Mountain View, California
Founder Gordon Moore
Robert Noyce
Andrew Grove
Headquarters Santa Clara, California
Website http://www.intel.com
IC Identification
Logo Example Package
ic logo (intel).svg ic example (intel).svg
By PrefixBy Logo

Intel Corporation is an American semiconductor company. While most notably known for their development of microprocessors and x86, Intel also designs and manufactures other integrated circuits including flash memory, network interface controllers, GPUs, chipsets, motherboards, and computers.

In addition to x86, Intel used to also design and manufacture ARM-based chips as well as embed ARC-based cores in their products. While they no longer sell such chips, they still use ARM processors in various products (e.g. in their FPGAs) as well as still retain full a architectural level ARM license allowing them to design and sell their own ARM devices should they wish to.

Find Chip

List of processor families

List of instruction set architectures

List of microarchitectures

Mainstream (x86):




Networking SoC:



MCU:

ULP (ARM):


Server (EPIC) (Itanium):

Many-core:

Early Research:

Heterogeneous:


GPU:

Other Chips

Neuromorphic:

Artificial Intelligence

Quantum:

RAM:

Architectural Concepts

Other

Other topics

Technologies

Packaging Technologies

Documents

See Documents.

Facts about "Intel"
company typepublic +
foundedJuly 18, 1968 +
founded locationMountain View, California +
founderGordon Moore +, Robert Noyce + and Andrew Grove +
full page nameintel +
headquartersSanta Clara, California +
instance ofsemiconductor company +
nameIntel +
websitehttp://www.intel.com +
wikidata idQ248 +