From WikiChip
Rocket Lake - Microarchitectures - Intel
< intel‎ | microarchitectures
Revision as of 06:17, 10 November 2020 by 143.244.37.11 (talk) (Compiler support: No way it's skylake - it could be icelake-client or tigerlake or something in between // b.)

Edit Values
Rocket Lake µarch
General Info
Arch TypeAPU
DesignerIntel
ManufacturerIntel
Process14 nm
Core Configs4
Pipeline
TypeSuperscalar, Superpipeline
OoOEYes
SpeculativeYes
Reg RenamingYes
Stages14-19
Decode5-way
Instructions
ISAx86-64
ExtensionsMOVBE, MMX, SSE, SSE2, SSE3, SSSE3, SSE4.1, SSE4.2, POPCNT, AVX, AVX2, AES, PCLMUL, FSGSBASE, RDRND, FMA3, F16C, BMI, BMI2, VT-x, VT-d, TXT, TSX, RDSEED, ADCX, PREFETCHW, CLFLUSHOPT, XSAVE, SGX, MPX
Cache
L1I Cache48 KiB/core
8-way set associative
L1D Cache32 KiB/core
8-way set associative
L2 Cache512 KiB/core
4-way set associative
L3 Cache2 MiB/core
Up to 16-way set associative
L4 Cache128 MiB/package
on Iris Pro GPUs only
Succession
Contemporary
Tiger Lake

Rocket Lake (RKL) is a planned microarchitecture designed by Intel as a successor to Comet Lake for desktops and high-performance mobile devices.


Codenames

Core Description Graphics Target
Rocket Lake S Mainstream performance GT2 Desktop performance to value, AiOs, and minis
Rocket Lake U Ultra-low power GT2 Light notebooks, portable All-in-Ones (AiOs), Minis, and conference room

Brands

Intel is expected to release Rocket Lake under 3 main brand families:

Logo Family General Description Differentiating Features
Cores HT AVX AVX2 TBT ECC
core i3 logo (2015).png Core i3 Low-end Performance
core i5 logo (2015).png Core i5 Mid-range Performance
core i7 logo (2015).png Core i7 High-end Performance

Release Dates

Rocket Lake is expected to be released in Q1 2021.

Compatibility

New text document.svg This section is empty; you can help add the missing info by editing this page.

Compiler support

Compiler Arch-Specific Arch-Favorable
ICC -march=? -mtune=?
GCC -march=? -mtune=?
LLVM -march=? -mtune=?
Visual Studio /arch:AVX2 /?

CPUID

New text document.svg This section is empty; you can help add the missing info by editing this page.

Architecture

Key changes from Comet Lake

Symbol version future.svg Preliminary Data! Information presented in this article deal with future products, data, features, and specifications that have yet to be finalized, announced, or released. Information may be incomplete and can change by final release.
  • Display
  • I/O
    • PCIe 4.0 (from 3.0)
  • Memory
    • Faster memory for mainstream desktops (i.e., Rocket Lake S) DDR4-3200 (from DDR4-2993)
  • Packaging

See also

codenameRocket Lake +
core count4 +
designerIntel +
full page nameintel/microarchitectures/rocket lake +
instance ofmicroarchitecture +
instruction set architecturex86-64 +
manufacturerIntel +
nameRocket Lake +
pipeline stages (max)19 +
pipeline stages (min)14 +
process14 nm (0.014 μm, 1.4e-5 mm) +