From WikiChip
z900 - Microarchitectures - IBM
< ibm
Revision as of 18:40, 19 July 2017 by David (talk | contribs)
(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Edit Values
z900 µarch
General Info
Arch TypeCPU
DesignerIBM
ManufacturerIBM
IntroductionOctober 3, 2000
Phase-outJune 30, 2006
Process0.180 µm
Core Configs12, 20
Pipeline
TypeScalar, Pipelined
OoOENo
SpeculativeYes
Reg RenamingNo
Stages7
Instructions
ISAz/Architecture
Cache
L1I Cache256 KiB/core
L1D Cache256 KiB/core
L2 Cache8-16 MiB/cluster
Succession

z900 was a z/Architecture-based microarchitecture designed by IBM and introduced in 2000 for their z900 processors and 2064-series mainframes.

Process Technology[edit]

The z900 microprocessors were manufactured on IBM's 0.180 µm process bulk technology with copper interconnections.

Architecture[edit]

Key changes from ESA/390 G6[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Overview[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Die[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.
codenamez900 +
core count12 + and 20 +
designerIBM +
first launchedOctober 3, 2000 +
full page nameibm/microarchitectures/z900 +
instance ofmicroarchitecture +
instruction set architecturez/Architecture +
manufacturerIBM +
microarchitecture typeCPU +
namez900 +
phase-outJune 30, 2006 +
pipeline stages7 +
process180 nm (0.18 μm, 1.8e-4 mm) +