From WikiChip
Editing hisilicon/microarchitectures/taishan v110

Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.

The edit can be undone. Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.

This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.

Latest revision Your text
Line 109: Line 109:
  
 
== Chipset ==
 
== Chipset ==
Along with the Hi1620 SoC, HiSilicon developed a number of integrated circuits as part of the chipset platform.
 
 
{| class="wikitable"
 
|-
 
! Chip !! Description
 
|-
 
| Hi1620 || CPU, Kunpeng 920 series Chip
 
|-
 
| Hi1503 || CPU interconnect chip, supports scaling-up to 32 sockets
 
|-
 
| Hi1812 || SSD  storage controller, for read/write I/O acceleration
 
|-
 
| Hi1822 || Network controller chip, DC high-speed flexible interconnect
 
|-
 
| Hi1710 || BMC management chip + enhanced RAS features chip
 
|}
 
 
:[[File:hi1620 chipset.png|600px]]
 
  
 
== Die ==
 
== Die ==

Please note that all contributions to WikiChip may be edited, altered, or removed by other contributors. If you do not want your writing to be edited mercilessly, then do not submit it here.
You are also promising us that you wrote this yourself, or copied it from a public domain or similar free resource (see WikiChip:Copyrights for details). Do not submit copyrighted work without permission!

Cancel | Editing help (opens in new window)
codenameTaiShan v110 +
core count32 +, 48 + and 64 +
designerHiSilicon +
first launched2019 +
full page namehisilicon/microarchitectures/taishan v110 +
instance ofmicroarchitecture +
instruction set architectureARMv8.2-A +
manufacturerTSMC +
microarchitecture typeCPU +
nameTaiShan v110 +
process7 nm (0.007 μm, 7.0e-6 mm) +