From WikiChip
Kirin 980 - HiSilicon
< hisilicon‎ | kirin
Revision as of 08:25, 31 August 2018 by At32Hz (talk | contribs)

Edit Values
Kirin 980
General Info
DesignerHiSilicon,
ARM Holdings
ManufacturerTSMC
Model Number980
MarketMobile
IntroductionAugust 31, 2018 (announced)
August 31, 2018 (launched)
General Specs
FamilyKirin
Frequency2,800 MHz
Microarchitecture
ISAARMv8 (ARM)
MicroarchitectureCortex-A76, Cortex-A55
Core NameCortex-A76, Cortex-A55
Process7 nm
TechnologyCMOS
Word Size64 bit
Cores8
Threads8

Kirin 980 is a 64-bit high-performance mobile ARM LTE SoC designed by HiSilicon and introduced in late 2018. Fabricated on TSMC's 7 nm process, the 980 incorporates four big Cortex-A76 cores along with four little Cortex-A55 cores operating at up to 2.8 GHz. This chip incorporates an ARM Mali-G76 and LPDDR4X-4266 memory.

Overview

Introduced at the 2018 IFA, the overall core organization is identical to the Kirin 970 which was introduced the previous year, but features 40% power efficiency and 62.5% smaller die area due to the process shrink. The 980 ballooned to over 25% more transistors from 5.5 billion in the 970 to 6.9 billion. The 980 adds many enhancements, including a more powerful Mali G76 GPU and incorporates a new dual-neural processor designed for AI acceleration. The 970 has two improved ISPs and a more powerful LTE modem supporting up to User Equipment (UE) category 21 capable of reaching a maximum downlink of 1.4 Gbps.

Bibliography

  • Huawei Kirin 980 Keynote, 2018 IFA
Facts about "Kirin 980 - HiSilicon"
base frequency2,800 MHz (2.8 GHz, 2,800,000 kHz) +
core count8 +
core nameCortex-A76 + and Cortex-A55 +
designerHiSilicon + and ARM Holdings +
familyKirin +
first announcedAugust 31, 2018 +
first launchedAugust 31, 2018 +
full page namehisilicon/kirin/980 +
instance ofmicroprocessor +
isaARMv8 +
isa familyARM +
ldate3000 +
manufacturerTSMC +
market segmentMobile +
microarchitectureCortex-A76 + and Cortex-A55 +
model number980 +
nameKirin 980 +
process7 nm (0.007 μm, 7.0e-6 mm) +
technologyCMOS +
thread count8 +
word size64 bit (8 octets, 16 nibbles) +