From WikiChip
Difference between revisions of "fairchild/100k"
< fairchild

(→‎Systems)
 
(25 intermediate revisions by 3 users not shown)
Line 9: Line 9:
 
| type              = Discrete Logic
 
| type              = Discrete Logic
 
| first announced  =  
 
| first announced  =  
−
| first launched    = 1975
+
| first launched    = 1973
 
| proc              =  
 
| proc              =  
 
| tech              = ECL
 
| tech              = ECL
Line 24: Line 24:
 
| successor link  =  
 
| successor link  =  
 
}}
 
}}
−
'''Fairchild 100K''' ('''F-100K''') was a family of very high-speed [[discrete logic chips]] introduced by [[Fairchild Semiconductor]] in the mid-1970s. The 100K series was implemented using [[emitter-coupled logic]] (ECL) making those chips considerably faster than comparable [[Schottky TTL]]-based chips. Many early high-speed systems made use of those chips.
+
'''Fairchild 100K''' ('''F-100K'''; '''100xxx''') was a family of very high-speed [[discrete logic chips]] and {{arch|8}} [[bit-slice]] chips introduced by [[Fairchild Semiconductor]] in the early-1970s but did not reach high availability until the later part of the decade. This series was implemented using [[emitter-coupled logic]] (ECL) making those chips considerably faster than comparable [[Schottky TTL]]-based chips. The 100K family were an improved version of the 10K which was originally introduced by [[Motorola]] and was later also manufactured by Fairchild. Many early high-speed systems and [[supercomputers]] made use of those chips.  
  
 +
== Overview ==
 +
In the mid-1970s Fairchild introduced the 100K which was an improved version of the original 10K family. The new family had a lower supply voltage of around ~4.5 V from 5.2 V as well as considerably faster propagation delay (e.g., down to 0.75ns from 2ns). Additionally, the 100K family made use of a larger package (DIP-24 vs DIP-16 for most components).
 +
 +
100K-based parts found their way into many early high-performance systems. For example, the [[Floating Point Systems]] {{fps|FPS-264}} {{arch|64}} [[floating-point]] co-processor which was introduced in February [[1985]] performed 4 to 5 times faster than its predecessor, {{fps|FPS-164}}, by simply switching to 100K series [[ECL]] chips from [[Schottky TTL]]; this was all done without making any architectural changes and maintaining 100% software compatibility.
 +
 +
Making use of ECL meant system designers were confronted with high power consumption which reduced the usefulness of those chips. It's part of the reason why most systems that used those chips only used them where high speed was vitality needed and even then expensive special cooling was often needed.
 +
 +
=== Second source ===
 +
{| class="wikitable"
 +
|-
 +
! [[Second Source]] !! Country
 +
|-
 +
| [[Signetics]] || United States
 +
|-
 +
| [[Radiotechnique-Compelec]] (RTC) || France
 +
|-
 +
| [[Hitachi]] || Japan
 +
|}
 +
 +
== Members ==
 +
{{empty section}}
 +
 +
=== Bit-slice parts ===
 +
{{see also|bit-slice microprocessor|fairchild/f220|l2=F220}}
 +
In April 1980 Fairchild introduced an expansion to the standard discrete logic chips, the {{fairchild|F220}} (10022x) series of micro-programmed {{arch|8}} [[bit-slice]] chips. The sub-family was composed of 5 chips featuring 1,000-gate density and sub-nanosecond delays.
 +
 +
{| class="wikitable"
 +
|-
 +
! Part !! Description
 +
|-
 +
| {{\\|100220}} || Address and Data Interface Unit (ADIU)
 +
|-
 +
| {{\\|100221}} || Multi-Function Network (MFN)
 +
|-
 +
| {{\\|100222}} || Dual Access Stack (DAS)
 +
|-
 +
| {{\\|100223}} || Programmable Interface Unit (PIU)
 +
|-
 +
| {{\\|100224}} || Microprogram Sequencer (MPS)
 +
|}
 +
 +
== Systems ==
 +
* 1974: [[DEC]] {{decc|DECsystem-10}} (KL10 PDP-10) switched to 100K-series from Schottky in 1975 with {{decc|DECsystem-20}} models followed
 +
** 1975: DEC {{decc|1080}}
 +
** 1976: DEC {{decc|2040}}
 +
** 1977: DEC {{decc|2050}}
 +
** 1981: DEC {{decc|2060}}
 +
** 1984: DEC {{decc|2065}}
 +
* 1981: [[Control Data Corporation]] {{cdc|Cyber 205}} used 100K series chips for its [[microcode]] memory logic boards
 +
* 1983: [[UC Berkeley]] [[Big RISC]] (BRISC) supercomputer was made entirely of 100K parts
 +
* 1985: [[Floating Point Systems]] {{fps|FPS-264}} FP Coprocessor
 +
* 1980s: [[Digital Equipment Corporation]] {{decc|VAX 8000}} minicomputers used 100K series parts for various components such as the clock phase generator
 +
* 1982: DEC {{decc|Titan|l=arch}}
 +
{{expand list}}
 +
 +
== Documents ==
 +
* [[:File:fairchild 100k ad.pdf|Fairchild 100K Ad announcing 8-bit slice chips]]
 +
 +
== See also ==
 +
* Motorola {{motorola|ECLinPS}}
  
−
{{stub}}
 
 
{{DEFAULTSORT:100K}}
 
{{DEFAULTSORT:100K}}
 
[[Category:fairchild]]
 
[[Category:fairchild]]
 +
[[Category:8-bit microprocessors]]
 +
[[Category:microprocessor families]]

Latest revision as of 14:38, 11 June 2017

Fairchild 100K
Developer Fairchild
Manufacturer Fairchild
Type Discrete Logic
Introduction 1973 (launch)
Technology ECL
Succession
←
10K

Fairchild 100K (F-100K; 100xxx) was a family of very high-speed discrete logic chips and 8-bit bit-slice chips introduced by Fairchild Semiconductor in the early-1970s but did not reach high availability until the later part of the decade. This series was implemented using emitter-coupled logic (ECL) making those chips considerably faster than comparable Schottky TTL-based chips. The 100K family were an improved version of the 10K which was originally introduced by Motorola and was later also manufactured by Fairchild. Many early high-speed systems and supercomputers made use of those chips.

Overview[edit]

In the mid-1970s Fairchild introduced the 100K which was an improved version of the original 10K family. The new family had a lower supply voltage of around ~4.5 V from 5.2 V as well as considerably faster propagation delay (e.g., down to 0.75ns from 2ns). Additionally, the 100K family made use of a larger package (DIP-24 vs DIP-16 for most components).

100K-based parts found their way into many early high-performance systems. For example, the Floating Point Systems FPS-264 64-bit floating-point co-processor which was introduced in February 1985 performed 4 to 5 times faster than its predecessor, FPS-164, by simply switching to 100K series ECL chips from Schottky TTL; this was all done without making any architectural changes and maintaining 100% software compatibility.

Making use of ECL meant system designers were confronted with high power consumption which reduced the usefulness of those chips. It's part of the reason why most systems that used those chips only used them where high speed was vitality needed and even then expensive special cooling was often needed.

Second source[edit]

Second Source Country
Signetics United States
Radiotechnique-Compelec (RTC) France
Hitachi Japan

Members[edit]

New text document.svg This section is empty; you can help add the missing info by editing this page.

Bit-slice parts[edit]

See also: bit-slice microprocessor and F220

In April 1980 Fairchild introduced an expansion to the standard discrete logic chips, the F220 (10022x) series of micro-programmed 8-bit bit-slice chips. The sub-family was composed of 5 chips featuring 1,000-gate density and sub-nanosecond delays.

Part Description
100220 Address and Data Interface Unit (ADIU)
100221 Multi-Function Network (MFN)
100222 Dual Access Stack (DAS)
100223 Programmable Interface Unit (PIU)
100224 Microprogram Sequencer (MPS)

Systems[edit]

This list is incomplete; you can help by expanding it.

Documents[edit]

See also[edit]

Retrieved from "https://en.wikichip.org/w/index.php?title=fairchild/100k&oldid=44443"
Facts about "100K - Fairchild"
RDF feed
designerFairchild +
first launched1973 +
full page namefairchild/100k +
instance ofintegrated circuit family +
main designerFairchild +
manufacturerFairchild +
nameFairchild 100K +
technologyECL +