Semiconductor & Computer Engineering
From WikiChip
Difference between revisions of "chip multiprocessor/3"
| (4 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
| − | {{title|Tri-Core | + | {{title|3 Cores (Tri-Core)}}{{multi-core processors info}} |
| − | A '''tri-core''' [[microprocessor]] refers to | + | A '''tri-core''' [[microprocessor]] refers to a chip that incorporates three [[physical cores]] onto a single chip. The two cores may be integrated together onto a single [[die]] or simply [[multi-chip module|packaged together]] in a single package. Often times the chip may be part of an entire [[system on a chip]], integrating additional devices such as a [[GPU]], [[DSP]], and parts of the [[southbridge]]. |
| + | {{clear}} | ||
== Tri-core models == | == Tri-core models == | ||
<!-- NOTE: | <!-- NOTE: | ||
| Line 10: | Line 11: | ||
Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | Missing a chip? please dump its name here: http://en.wikichip.org/wiki/WikiChip:wanted_chips | ||
--> | --> | ||
| − | <table class=" | + | {{comp table start}} |
| − | <tr><th colspan=" | + | <table class="comptable sortable"> |
| − | + | <tr class="comptable-header"><th> </th><th colspan="19">List of Tri-Core Processors (40 most recent)</th></tr> | |
| − | {{#ask: [[instance of::microprocessor]] [[core count::3]] | + | {{comp table header 1|cols=Designer,ISA,Family,Process,µarch,Core,L3$,L2$,Launched,Frequency}} |
| + | <tr class="comptable-header"><th> </th><th colspan="10">[[x86]] Processors</th></tr> | ||
| + | {{#ask: [[instance of::microprocessor]] [[core count::3]] [[isa family::x86]] | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
|?designer | |?designer | ||
| + | |?isa | ||
|?microprocessor family | |?microprocessor family | ||
| + | |?process | ||
|?microarchitecture | |?microarchitecture | ||
|?core name | |?core name | ||
| + | |?l3$ size | ||
| + | |?l2$ size#KiB | ||
|?first launched | |?first launched | ||
|?base frequency#GHz | |?base frequency#GHz | ||
|format=template | |format=template | ||
|template=proc table 2 | |template=proc table 2 | ||
| − | |userparam= | + | |userparam=12 |
|mainlabel=- | |mainlabel=- | ||
| − | |sort= | + | |sort=ldate |
|order=descending | |order=descending | ||
| − | |limit= | + | |limit=10 |
|searchlabel= | |searchlabel= | ||
}} | }} | ||
| − | <tr><th colspan=" | + | <tr class="comptable-header"><th> </th><th colspan="10">[[ARM]] Processors</th></tr> |
| + | {{#ask: [[instance of::microprocessor]] [[core count::3]] [[isa family::ARM]] | ||
|?full page name | |?full page name | ||
|?model number | |?model number | ||
|?designer | |?designer | ||
| + | |?isa | ||
|?microprocessor family | |?microprocessor family | ||
| + | |?process | ||
|?microarchitecture | |?microarchitecture | ||
|?core name | |?core name | ||
| + | |?l3$ size | ||
| + | |?l2$ size#KiB | ||
|?first launched | |?first launched | ||
|?base frequency#GHz | |?base frequency#GHz | ||
|format=template | |format=template | ||
|template=proc table 2 | |template=proc table 2 | ||
| − | | | + | |userparam=12 |
| − | {{table count | + | |mainlabel=- |
| + | |sort=ldate | ||
| + | |order=descending | ||
| + | |limit=10 | ||
| + | |searchlabel= | ||
| + | }} | ||
| + | {{comp table count|ask=[[instance of::microprocessor]] [[core count::3]]}} | ||
</table> | </table> | ||
| + | {{comp table end}} | ||
| + | |||
| + | {{#ask: [[instance of::microprocessor]] [[core count::3]] | ||
| + | |?full page name | ||
| + | |?model number | ||
| + | |?designer | ||
| + | |?isa family | ||
| + | |?microprocessor family | ||
| + | |?process | ||
| + | |?microarchitecture | ||
| + | |?core name | ||
| + | |?l3$ size | ||
| + | |?l2$ size | ||
| + | |?first launched | ||
| + | |?base frequency#GHz | ||
| + | |format=template | ||
| + | |template=proc table 2 | ||
| + | |format=template|link=all|sort=first launched|order=descending|headers=hide|mainlabel=-|intro=<table class="wikitable sortable"><tr><th colspan="11" style="background:#D6D6FF;">List of Tri-Core Processors</th></tr><tr><th>Model</th><th>Designer</th><th>ISA</th><th>Family</th><th>Process</th><th>µarch</th><th>Core</th><th>L3$</th><th>L2$</th><th>Launched</th><th>Frequency</th></tr>|outro=</table>|limit=0|searchlabel= | ||
| + | * Complete List of Tri-Core Processors...|sep=,|template=proc table 2|userparam=12}} | ||
[[category:parallel computing]] | [[category:parallel computing]] | ||
Revision as of 01:30, 21 February 2019
| Multi-Core CPUs | |
| Many-Core Microprocessor | |
| Multi-Core Microprocessor | |
A tri-core microprocessor refers to a chip that incorporates three physical cores onto a single chip. The two cores may be integrated together onto a single die or simply packaged together in a single package. Often times the chip may be part of an entire system on a chip, integrating additional devices such as a GPU, DSP, and parts of the southbridge.
Tri-core models
| List of Tri-Core Processors (40 most recent) | |||||||||||||||||||
|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|---|
| Model | Designer | ISA | Family | Process | µarch | Core | L3$ | L2$ | Launched | Frequency | |||||||||
| x86 Processors | |||||||||||||||||||
| ARM Processors | |||||||||||||||||||
| E2 | Renesas ARM Holdings | ARMv7 SuperH | R-Car | 28 nm 0.028 μm 2.8e-5 mm | Cortex-A7 SH-4A | Cortex-A7 SH-4A | 512 KiB 0.5 MiB 524,288 B 4.882812e-4 GiB | June 2016 | 1 GHz 1,000 MHz 0.78 GHz1,000,000 kHz 780 MHz 780,000 kHz | ||||||||||
| M2 | Renesas ARM Holdings | ARMv7 SuperH | R-Car | 28 nm 0.028 μm 2.8e-5 mm | Cortex-A15 SH-4A | Cortex-A15 SH-4A | 2,048 KiB 2 MiB 2,097,152 B 0.00195 GiB | June 2015 | 1.5 GHz 1,500 MHz 1,500,000 kHz | ||||||||||
| 628 | Marvell | ARMv6 ARMv5 | ARMADA 600 | 55 nm 0.055 μm 5.5e-5 mm | Sheeva PJ4 | Sheeva PJ4 | 1,024 KiB 1 MiB 1,048,576 B 9.765625e-4 GiB | March 2011 | 1.5 GHz 1,500 MHz 0.624 GHz1,500,000 kHz 624 MHz 624,000 kHz | ||||||||||
| Count: 3 | |||||||||||||||||||
