From WikiChip
Information for "cavium/thunderx2"

Basic information

Display titleThunderX2 - Cavium
Default sort keyThunderX2, Cavium
Page length (in bytes)3,962
Page ID30247
Page content languageEnglish (en)
Page content modelwikitext
Indexing by robotsAllowed
Number of redirects to this page7
Counted as a content pageYes
Number of subpages of this page6 (0 redirects; 6 non-redirects)

Page protection

EditAllow all users (infinite)
MoveAllow all users (infinite)

Edit history

Page creatorAt32Hz (talk | contribs)
Date of page creation01:55, 4 June 2018
Latest editorDavid (talk | contribs)
Date of latest edit20:33, 26 April 2019
Total number of edits18
Total number of distinct authors6
Recent number of edits (within past 90 days)7
Recent number of distinct authors3

Page properties

Transcluded templates (23)

Templates used on this page:

Facts about "ThunderX2 - Cavium"
designerCavium +
first announcedMay 30, 2016 +
first launchedMay 7, 2018 +
full page namecavium/thunderx2 +
instance ofmicroprocessor family +
instruction set architectureARMv8.1 +
main designerCavium +
manufacturerTSMC +
microarchitectureThunderX2 + and Vulcan +
nameThunderX2 +
process14 nm (0.014 μm, 1.4e-5 mm) + and 16 nm (0.016 μm, 1.6e-5 mm) +
technologyCMOS +
word size64 bit (8 octets, 16 nibbles) +