From WikiChip
Editing cavium/thunderx2
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 26: | Line 26: | ||
| predecessor = ThunderX | | predecessor = ThunderX | ||
| predecessor link = cavium/thunderx | | predecessor link = cavium/thunderx | ||
− | | successor = | + | | successor = |
− | | successor link = | + | | successor link = |
}} | }} | ||
'''ThunderX2''' is a family of {{arch|64}} [[multi-core]] [[ARM]] server microprocessors introduced by [[Cavium]] in early [[2018]] succeeding the original {{\\|ThunderX}} line. | '''ThunderX2''' is a family of {{arch|64}} [[multi-core]] [[ARM]] server microprocessors introduced by [[Cavium]] in early [[2018]] succeeding the original {{\\|ThunderX}} line. | ||
Line 41: | Line 41: | ||
* '''Mem:''' Up to 2 TiB of quad/hexa/octa- channel DDR4 2666 MT/s memory | * '''Mem:''' Up to 2 TiB of quad/hexa/octa- channel DDR4 2666 MT/s memory | ||
** Up to 4 TiB in dual-socket configuration | ** Up to 4 TiB in dual-socket configuration | ||
− | * '''ISA:''' [[ | + | * '''ISA:''' [[ARMv8]], 128-bit {{arm|NEON}} SIMD |
* '''I/O:''' x48, x56 PCIe Gen 3 Lanes | * '''I/O:''' x48, x56 PCIe Gen 3 Lanes | ||
* Only the [[arm/aarch64 | 64-bit AArch64]] execution state is support. No [[arm/aarch32 | 32-bit AArch32]] support. | * Only the [[arm/aarch64 | 64-bit AArch64]] execution state is support. No [[arm/aarch32 | 32-bit AArch32]] support. | ||
Line 53: | Line 53: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable | + | <table class="comptable sortable tc4"> |
{{comp table header|main|5:List of Vulcan-based Processors}} | {{comp table header|main|5:List of Vulcan-based Processors}} | ||
{{comp table header|main|5:Main processor}} | {{comp table header|main|5:Main processor}} |
Facts about "ThunderX2 - Cavium"
designer | Cavium + |
first announced | May 30, 2016 + |
first launched | May 7, 2018 + |
full page name | cavium/thunderx2 + |
instance of | microprocessor family + |
instruction set architecture | ARMv8.1 + |
main designer | Cavium + |
manufacturer | TSMC + |
microarchitecture | ThunderX2 + and Vulcan + |
name | ThunderX2 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + and 16 nm (0.016 μm, 1.6e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |