From WikiChip
Editing cavium/thunderx2
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
The edit can be undone.
Please check the comparison below to verify that this is what you want to do, and then save the changes below to finish undoing the edit.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Latest revision | Your text | ||
Line 9: | Line 9: | ||
| first announced = May 30, 2016 | | first announced = May 30, 2016 | ||
| first launched = May 7, 2018 | | first launched = May 7, 2018 | ||
− | | isa = ARMv8 | + | | isa = ARMv8 |
| microarch = ThunderX2 | | microarch = ThunderX2 | ||
| microarch 2 = Vulcan | | microarch 2 = Vulcan | ||
Line 26: | Line 26: | ||
| predecessor = ThunderX | | predecessor = ThunderX | ||
| predecessor link = cavium/thunderx | | predecessor link = cavium/thunderx | ||
− | | successor = | + | | successor = |
− | | successor link = | + | | successor link = |
}} | }} | ||
'''ThunderX2''' is a family of {{arch|64}} [[multi-core]] [[ARM]] server microprocessors introduced by [[Cavium]] in early [[2018]] succeeding the original {{\\|ThunderX}} line. | '''ThunderX2''' is a family of {{arch|64}} [[multi-core]] [[ARM]] server microprocessors introduced by [[Cavium]] in early [[2018]] succeeding the original {{\\|ThunderX}} line. | ||
== Overview == | == Overview == | ||
− | The ThunderX2 was designed to succeed the original {{\\|ThunderX}} family. [[Cavium]] first announced the ThunderX2 back in May 30 2016 with models based on their own {{cavium|thunderx2|second-generation|l=arch}} microarchitecture with models up to 54 cores. Cavium | + | The ThunderX2 was designed to succeed the original {{\\|ThunderX}} family. [[Cavium]] first announced the ThunderX2 back in May 30 2016 with models based on their own {{cavium|thunderx2|second-generation|l=arch}} microarchitecture with models up to 54 cores. Cavium eventually scrapped their own design and in late 2016 they acquired the {{cavium|Vulcan|l=arch}} design from [[Broadcom]] which has designed a server microprocessor but has given up on the project for reasons not well understood. In early 2018, Cavium announced that their ThunderX2 processors (now based on {{cavium|Vulcan|l=arch}}) have reached general availability. |
== Models == | == Models == | ||
Line 41: | Line 41: | ||
* '''Mem:''' Up to 2 TiB of quad/hexa/octa- channel DDR4 2666 MT/s memory | * '''Mem:''' Up to 2 TiB of quad/hexa/octa- channel DDR4 2666 MT/s memory | ||
** Up to 4 TiB in dual-socket configuration | ** Up to 4 TiB in dual-socket configuration | ||
− | * '''ISA:''' [[ | + | * '''ISA:''' [[ARMv8]], 128-bit {{arm|SVE}} |
* '''I/O:''' x48, x56 PCIe Gen 3 Lanes | * '''I/O:''' x48, x56 PCIe Gen 3 Lanes | ||
− | |||
<!-- NOTE: | <!-- NOTE: | ||
Line 53: | Line 52: | ||
--> | --> | ||
{{comp table start}} | {{comp table start}} | ||
− | <table class="comptable sortable | + | <table class="comptable sortable tc4"> |
{{comp table header|main|5:List of Vulcan-based Processors}} | {{comp table header|main|5:List of Vulcan-based Processors}} | ||
{{comp table header|main|5:Main processor}} | {{comp table header|main|5:Main processor}} | ||
Line 76: | Line 75: | ||
== See also == | == See also == | ||
− | |||
− | |||
* Qualcomm's {{qualcomm|Centriq}} | * Qualcomm's {{qualcomm|Centriq}} | ||
* Intel's {{intel|Xeon Platinum}}, {{intel|Xeon Gold|Gold}}, and {{intel|Xeon Silver|Silver}} | * Intel's {{intel|Xeon Platinum}}, {{intel|Xeon Gold|Gold}}, and {{intel|Xeon Silver|Silver}} |
Facts about "ThunderX2 - Cavium"
designer | Cavium + |
first announced | May 30, 2016 + |
first launched | May 7, 2018 + |
full page name | cavium/thunderx2 + |
instance of | microprocessor family + |
instruction set architecture | ARMv8.1 + |
main designer | Cavium + |
manufacturer | TSMC + |
microarchitecture | ThunderX2 + and Vulcan + |
name | ThunderX2 + |
process | 14 nm (0.014 μm, 1.4e-5 mm) + and 16 nm (0.016 μm, 1.6e-5 mm) + |
technology | CMOS + |
word size | 64 bit (8 octets, 16 nibbles) + |