Semiconductor & Computer Engineering
From WikiChip
Editing cavium/octeon tx/cn8020 (section)
Warning: You are not logged in. Your IP address will be publicly visible if you make any edits. If you log in or create an account, your edits will be attributed to your username, along with other benefits.
This page supports semantic in-text annotations (e.g. "[[Is specified as::World Heritage Site]]") to build structured and queryable content provided by Semantic MediaWiki. For a comprehensive description on how to use annotations or the #ask parser function, please have a look at the getting started, in-text annotation, or inline queries help pages.
Facts about "CN8020 - Cavium"
| base frequency | 1,500 MHz (1.5 GHz, 1,500,000 kHz) + |
| core count | 2 + |
| designer | Cavium + |
| family | OCTEON TX + |
| full page name | cavium/octeon tx/cn8020 + |
| has ecc memory support | true + |
| has hardware accelerators for network quality of service processing | true + |
| has hardware accelerators for tcp packet processing | true + |
| instance of | microprocessor + |
| isa | ArmV8 + |
| isa family | ARM + |
| l1$ size | 208 KiB (212,992 B, 0.203 MiB) + |
| l1d$ size | 64 KiB (65,536 B, 0.0625 MiB) + |
| l1i$ size | 144 KiB (147,456 B, 0.141 MiB) + |
| l2$ size | 1 MiB (1,024 KiB, 1,048,576 B, 9.765625e-4 GiB) + |
| ldate | 1900 + |
| market segment | Storage + |
| max cpu count | 1 + |
| microarchitecture | Armv8.1 + |
| name | Octeon TX CN8020 + |
| series | CN80xx + |
| smp max ways | 1 + |
| supported memory type | DDR3/4-2100 + |
| technology | CMOS + |
| thread count | 2 + |
| word size | 64 bit (8 octets, 16 nibbles) + |
