From WikiChip
CN5750-600 SP - Cavium
< cavium‎ | octeon plus
Revision as of 00:37, 29 December 2016 by ChipIt (talk | contribs)

Template:mpu CN5750-600 SP is a 64-bit dodeca-core MIPS storage processor (SP) designed by Cavium and introduced in 2007. This processor, which incorporates twelve cnMIPS cores, operates at 600 MHz and supports up to DDR2-800 dual channel ECC memory. This MPU includes a number of hardware accelerators specifically for improving the performance of storage and network software such as RAID, networking, TCP & QoS acceleration.