From WikiChip
CN3120-300 CP - Cavium
< cavium‎ | octeon
Revision as of 03:36, 9 December 2016 by ChipIt (talk | contribs)

Template:mpu The CN3120-300 SCP is a 64-bit dual-core MIPS communication microprocessor (CP) designed by Cavium and introduced in 2006. This processor, which incorporates two cnMIPS cores, operates at 300 MHz and dissipates 3 Watts. This processor includes a number of hardware accelerators for network processing such as high-performance I/O packet processing, TCP, and QoS. This MPU supports up to 4 GiB of 64-bit DDR2-667 ECC memory.