From WikiChip
Difference between revisions of "cavium/octeon/cn3005-500bg350-cp"
< cavium‎ | octeon

Line 1: Line 1:
−
{{cavium title|CN3005 500 MHz CP}}
+
{{cavium title|CN3005-500 CP}}
 
{{mpu
 
{{mpu
 
| name                = Cavium CN3005-500 CP
 
| name                = Cavium CN3005-500 CP

Revision as of 06:29, 8 December 2016

Template:mpu The CN3005-500 CP is a 64-bit single-core MIPS communication microprocessor (CP) designed by Cavium and introduced in 2005. This processor, which incorporates a single cnMIPS core, operates at 500 MHz and dissipates 4 Watts. This processors includes a number of hardware communication accelerators including units for high-performance packet I/O processing, QoS, and TCP acceleration.

Retrieved from "https://en.wikichip.org/w/index.php?title=cavium/octeon/cn3005-500bg350-cp&oldid=30626"