From WikiChip
Cavium Coherent Processor Interconnect (CCPI) - Cavium
< cavium
Revision as of 10:16, 16 December 2018 by David (talk | contribs) (Data Rates)

v · d · e
Interconnect
Architectures
interconnect.svg
Concepts
General
Peripheral
Storage Devices
Audio Devices

Cavium Coherent Processor Interconnect (CCPI') is an interconnect architecture designed by Cavium for their microprocessors.

Overview

CCPI is a cache coherent interconnect architecture designed by Cavium for their various microprocessors. CCPI is used to support symmetric multiprocessing on the ThunderX and ThunderX2 families.

Data Rates

 CCPICCPI2
Signaling Rate10 GT/s25 GT/s
Lanes/Link2424
Rate/Link30 GB/s
240 Gb/s
75 GB/s
600 Gb/s


Text document with shapes.svg This article is still a stub and needs your attention. You can help improve this article by editing this page and adding the missing information.