Semiconductor & Computer Engineering
-
WikiChip
WikiChip
-
Architectures
Popular x86
-
Intel
- Client
- Server
- Big Cores
- Small Cores
-
AMD
Popular ARM
-
ARM
- Server
- Big
- Little
-
Cavium
-
Samsung
-
-
Chips
Popular Families
-
Ampere
-
Apple
-
Cavium
-
HiSilicon
-
MediaTek
-
NXP
-
Qualcomm
-
Renesas
-
Samsung
-
From WikiChip
MLU200 - Cambricon
| Edit Values | |
| MLU200 | |
 | |
| General Info | |
| Designer | Cambricon |
| Manufacturer | TSMC |
| Model Number | MLU200 |
| Market | Server |
| Introduction | November 7, 2017 (announced) |
| General Specs | |
| Family | MLU |
| Microarchitecture | |
| ISA | MLUv100 |
| Technology | CMOS |
MLU200 is a high-performance neural processor designed by Cambricon set to be introduced sometimes in late 2018. The MLU200 is designed to perform training in addition to inference.
 |
Preliminary Data! Information presented in this article deal with a microprocessor or chip that was recently announced or leaked, thus missing information regarding its features and exact specification. Information may be incomplete and can change by final release. |
Facts about "MLU200 - Cambricon"
| designer | Cambricon + |
| family | MLU + |
| first announced | November 7, 2017 + |
| full page name | cambricon/mlu/mlu200 + |
| isa | MLUv100 + |
| ldate | 3000 + |
| manufacturer | TSMC + |
| market segment | Server + |
| model number | MLU200 + |
| name | MLU200 + |
| technology | CMOS + |
